DE102004014676A1 - Verfahren zum Herstellen einer integrierten Schaltungsanordnung mit Hilfsvertiefung, insbesondere mit Ausrichtmarken, und integrierte Schaltungsanordnung - Google Patents
Verfahren zum Herstellen einer integrierten Schaltungsanordnung mit Hilfsvertiefung, insbesondere mit Ausrichtmarken, und integrierte Schaltungsanordnung Download PDFInfo
- Publication number
- DE102004014676A1 DE102004014676A1 DE102004014676A DE102004014676A DE102004014676A1 DE 102004014676 A1 DE102004014676 A1 DE 102004014676A1 DE 102004014676 A DE102004014676 A DE 102004014676A DE 102004014676 A DE102004014676 A DE 102004014676A DE 102004014676 A1 DE102004014676 A1 DE 102004014676A1
- Authority
- DE
- Germany
- Prior art keywords
- integrated circuit
- circuit arrangement
- producing
- alignment marks
- auxiliary recess
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 238000000034 method Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7073—Alignment marks and their environment
- G03F9/7084—Position of mark on substrate, i.e. position in (x, y, z) of mark, e.g. buried or resist covered mark, mark on rearside, at the substrate edge, in the circuit area, latent image mark, marks in plural levels
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
- G03F7/70605—Workpiece metrology
- G03F7/70616—Monitoring the printed patterns
- G03F7/70633—Overlay, i.e. relative alignment between patterns printed by separate exposures in different layers, or in the same layer in multiple exposures or stitching
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7073—Alignment marks and their environment
- G03F9/7076—Mark details, e.g. phase grating mark, temporary mark
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7073—Alignment marks and their environment
- G03F9/708—Mark formation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
Erläutert wird unter anderem ein Verfahren zum Herstellen von Ausrichtmarken (152, 154). Bei dem Verfahren wird erst planarisiert, bevor Material aus einer Hilfsvertiefung (24) wieder entfernt wird.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004014676A DE102004014676B4 (de) | 2004-03-25 | 2004-03-25 | Verfahren zum Herstellen einer integrierten Schaltungsanordnung mit Hilfsvertiefung, insbesondere mit Ausrichtmarken, und integrierte Schaltungsanordnung |
PCT/EP2005/051362 WO2005093832A1 (de) | 2004-03-25 | 2005-03-23 | Verfahren zum herstellen einer integrierten schaltungsanordnung mit hilfsvertiefung, insbesondere mit ausrichtmarken, und integrierte schaltungsanordnung |
CN200580009586.7A CN100492636C (zh) | 2004-03-25 | 2005-03-23 | 使用辅助凹槽特别是使用对准标记制造集成电路装置的方法及集成电路装置 |
US11/527,736 US7795105B2 (en) | 2004-03-25 | 2006-09-25 | Method for producing an integrated circuit assembly with an auxiliary indentation, particularly with aligning marks, and an integrated circuit arrangement |
US12/854,676 US8901737B2 (en) | 2004-03-25 | 2010-08-11 | Integrated circuit arrangement with an auxiliary indentation, particularly with aligning marks |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004014676A DE102004014676B4 (de) | 2004-03-25 | 2004-03-25 | Verfahren zum Herstellen einer integrierten Schaltungsanordnung mit Hilfsvertiefung, insbesondere mit Ausrichtmarken, und integrierte Schaltungsanordnung |
Publications (2)
Publication Number | Publication Date |
---|---|
DE102004014676A1 true DE102004014676A1 (de) | 2005-10-20 |
DE102004014676B4 DE102004014676B4 (de) | 2009-05-14 |
Family
ID=34963341
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE102004014676A Expired - Fee Related DE102004014676B4 (de) | 2004-03-25 | 2004-03-25 | Verfahren zum Herstellen einer integrierten Schaltungsanordnung mit Hilfsvertiefung, insbesondere mit Ausrichtmarken, und integrierte Schaltungsanordnung |
Country Status (4)
Country | Link |
---|---|
US (2) | US7795105B2 (de) |
CN (1) | CN100492636C (de) |
DE (1) | DE102004014676B4 (de) |
WO (1) | WO2005093832A1 (de) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7588993B2 (en) * | 2007-12-06 | 2009-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment for backside illumination sensor |
US8466569B2 (en) * | 2008-04-01 | 2013-06-18 | Texas Instruments Incorporated | Increasing exposure tool alignment signal strength for a ferroelectric capacitor layer |
CN101852985B (zh) * | 2009-03-30 | 2013-01-09 | 鸿富锦精密工业(深圳)有限公司 | 一种基板对位标记的制作方法 |
CN102376531A (zh) * | 2010-08-12 | 2012-03-14 | 上海华虹Nec电子有限公司 | 提高外延填充和cmp研磨后光刻标记信号的方法 |
US9190261B2 (en) * | 2011-08-25 | 2015-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Layer alignment in FinFET fabrication |
CN103165442B (zh) * | 2011-12-12 | 2015-08-19 | 上海华虹宏力半导体制造有限公司 | 背面图形化的方法 |
US10515903B2 (en) * | 2018-05-18 | 2019-12-24 | International Business Machines Corporation | Selective CVD alignment-mark topography assist for non-volatile memory |
US10534276B1 (en) | 2019-03-27 | 2020-01-14 | International Business Machines Corporation | Lithographic photomask alignment using non-planar alignment structures formed on wafer |
US11244907B2 (en) * | 2020-01-02 | 2022-02-08 | International Business Machines Corporation | Metal surface preparation for increased alignment contrast |
US11968879B2 (en) * | 2020-03-27 | 2024-04-23 | Boe Technology Group Co., Ltd. | Display substrate, manufacturing method thereof, and display apparatus |
TWI730798B (zh) * | 2020-06-04 | 2021-06-11 | 力晶積成電子製造股份有限公司 | 對準標記結構及影像感測器的製造方法 |
CN113671800B (zh) * | 2021-07-02 | 2023-12-29 | 杭州电子科技大学 | 一种提升be光刻工艺对位性能的方法 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5786260A (en) * | 1996-12-16 | 1998-07-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a readable alignment mark structure using enhanced chemical mechanical polishing |
US5863825A (en) * | 1997-09-29 | 1999-01-26 | Lsi Logic Corporation | Alignment mark contrast enhancement |
DE19903196A1 (de) * | 1999-01-27 | 2000-08-10 | Siemens Ag | Verfahren zur Verbesserung der Erkennbarkeit von Alignmentmarken |
DE10025209A1 (de) * | 1999-07-21 | 2001-04-05 | Mitsubishi Electric Corp | Halbleitereinrichtung |
DE10000759C1 (de) * | 2000-01-11 | 2001-05-23 | Infineon Technologies Ag | Verfahren zur Erzeugung von Justiermarken |
DE10037446A1 (de) * | 2000-07-26 | 2002-02-14 | Infineon Technologies Ag | Verfahren zum Aufbringen von Justiermarken auf einer Halbleiterscheibe |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69232432T2 (de) * | 1991-11-20 | 2002-07-18 | Canon Kk | Verfahren zur Herstellung einer Halbleiteranordnung |
US5503962A (en) * | 1994-07-15 | 1996-04-02 | Cypress Semiconductor Corporation | Chemical-mechanical alignment mark and method of fabrication |
JP3239976B2 (ja) * | 1994-09-30 | 2001-12-17 | 株式会社東芝 | アライメントマーク、半導体装置の製造方法および半導体装置 |
JP3604487B2 (ja) * | 1996-02-16 | 2004-12-22 | 松下電器産業株式会社 | 半導体装置の製造方法 |
US5958800A (en) * | 1996-10-07 | 1999-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for post planarization metal photolithography |
US6103636A (en) * | 1997-08-20 | 2000-08-15 | Micron Technology, Inc. | Method and apparatus for selective removal of material from wafer alignment marks |
JP4187808B2 (ja) * | 1997-08-25 | 2008-11-26 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
US5877562A (en) * | 1997-09-08 | 1999-03-02 | Sur; Harlan | Photo alignment structure |
JPH11121327A (ja) * | 1997-10-09 | 1999-04-30 | Nec Corp | 半導体装置及びその製造方法 |
US5946583A (en) * | 1997-11-18 | 1999-08-31 | Winbond Electronics Corporation | Method for preventing alignment marks from disappearing after chemical mechanical polishing |
US6232228B1 (en) * | 1998-06-25 | 2001-05-15 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor devices, etching composition for manufacturing semiconductor devices, and semiconductor devices made using the method |
US6420261B2 (en) * | 1998-08-31 | 2002-07-16 | Fujitsu Limited | Semiconductor device manufacturing method |
US6184104B1 (en) * | 1998-09-10 | 2001-02-06 | Chartered Semiconductor Manufacturing Ltd. | Alignment mark strategy for oxide CMP |
US6288773B2 (en) * | 1998-12-11 | 2001-09-11 | Lsi Logic Corporation | Method and apparatus for removing residual material from an alignment mark of a semiconductor wafer |
US6146969A (en) * | 1999-01-19 | 2000-11-14 | Chartered Semiconductor Manufacturing Ltd. | Printing optimized global alignment mark at contact/via layers |
US6290631B2 (en) * | 1999-01-25 | 2001-09-18 | United Microelectronics Corp. | Method for restoring an alignment mark after planarization of a dielectric layer |
JP2000252236A (ja) * | 1999-03-03 | 2000-09-14 | Toshiba Corp | 半導体装置及びその製造方法 |
US6239494B1 (en) * | 1999-04-21 | 2001-05-29 | Advanced Micro Devices, Inc. | Wire bonding CU interconnects |
US6342735B1 (en) * | 1999-09-01 | 2002-01-29 | International Business Machines Corporation | Dual use alignment aid |
JP2001319928A (ja) * | 2000-05-08 | 2001-11-16 | Hitachi Ltd | 半導体集積回路装置およびその製造方法 |
JP4623819B2 (ja) * | 2000-12-12 | 2011-02-02 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
US6696358B2 (en) * | 2001-01-23 | 2004-02-24 | Honeywell International Inc. | Viscous protective overlayers for planarization of integrated circuits |
US6440753B1 (en) * | 2001-01-24 | 2002-08-27 | Infineon Technologies North America Corp. | Metal hard mask for ILD RIE processing of semiconductor memory devices to prevent oxidation of conductive lines |
US6780775B2 (en) * | 2001-01-24 | 2004-08-24 | Infineon Technologies Ag | Design of lithography alignment and overlay measurement marks on CMP finished damascene surface |
US20020192926A1 (en) * | 2001-06-18 | 2002-12-19 | Schroeder Uwe Paul | High contrast lithography alignment marks for semiconductor manufacturing |
JP3609761B2 (ja) * | 2001-07-19 | 2005-01-12 | 三洋電機株式会社 | 半導体装置の製造方法 |
JP2003168687A (ja) * | 2001-11-30 | 2003-06-13 | Nec Electronics Corp | 目合わせパターンおよびその製造方法 |
US6713884B2 (en) * | 2001-12-20 | 2004-03-30 | Infineon Technologies Ag | Method of forming an alignment mark structure using standard process steps for forming vertical gate transistors |
US20030147077A1 (en) * | 2002-02-05 | 2003-08-07 | Infineon Technologies North America Corp. | Mask alignment method |
US6979526B2 (en) * | 2002-06-03 | 2005-12-27 | Infineon Technologies Ag | Lithography alignment and overlay measurement marks formed by resist mask blocking for MRAMs |
US6858441B2 (en) * | 2002-09-04 | 2005-02-22 | Infineon Technologies Ag | MRAM MTJ stack to conductive line alignment method |
US6750115B1 (en) * | 2002-11-25 | 2004-06-15 | Infineon Technologies Ag | Method for generating alignment marks for manufacturing MIM capacitors |
US6825078B1 (en) * | 2003-05-23 | 2004-11-30 | Taiwan Semiconductor Manufacturing Company | Single poly-Si process for DRAM by deep N well (NW) plate |
US20050059255A1 (en) * | 2003-09-12 | 2005-03-17 | Infineon Technologies North America Corp. | Wafer processing techniques with enhanced alignment |
US6933204B2 (en) * | 2003-10-13 | 2005-08-23 | International Business Machines Corporation | Method for improved alignment of magnetic tunnel junction elements |
US7223612B2 (en) * | 2004-07-26 | 2007-05-29 | Infineon Technologies Ag | Alignment of MTJ stack to conductive lines in the absence of topography |
US7687925B2 (en) * | 2005-09-07 | 2010-03-30 | Infineon Technologies Ag | Alignment marks for polarized light lithography and method for use thereof |
US8153335B2 (en) * | 2009-05-26 | 2012-04-10 | Infineon Technologies Ag | Lithography masks, systems, and manufacturing methods |
-
2004
- 2004-03-25 DE DE102004014676A patent/DE102004014676B4/de not_active Expired - Fee Related
-
2005
- 2005-03-23 CN CN200580009586.7A patent/CN100492636C/zh not_active Expired - Fee Related
- 2005-03-23 WO PCT/EP2005/051362 patent/WO2005093832A1/de active Application Filing
-
2006
- 2006-09-25 US US11/527,736 patent/US7795105B2/en not_active Expired - Fee Related
-
2010
- 2010-08-11 US US12/854,676 patent/US8901737B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5786260A (en) * | 1996-12-16 | 1998-07-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a readable alignment mark structure using enhanced chemical mechanical polishing |
US5863825A (en) * | 1997-09-29 | 1999-01-26 | Lsi Logic Corporation | Alignment mark contrast enhancement |
DE19903196A1 (de) * | 1999-01-27 | 2000-08-10 | Siemens Ag | Verfahren zur Verbesserung der Erkennbarkeit von Alignmentmarken |
DE10025209A1 (de) * | 1999-07-21 | 2001-04-05 | Mitsubishi Electric Corp | Halbleitereinrichtung |
DE10000759C1 (de) * | 2000-01-11 | 2001-05-23 | Infineon Technologies Ag | Verfahren zur Erzeugung von Justiermarken |
DE10037446A1 (de) * | 2000-07-26 | 2002-02-14 | Infineon Technologies Ag | Verfahren zum Aufbringen von Justiermarken auf einer Halbleiterscheibe |
Also Published As
Publication number | Publication date |
---|---|
CN1938851A (zh) | 2007-03-28 |
WO2005093832A1 (de) | 2005-10-06 |
US7795105B2 (en) | 2010-09-14 |
DE102004014676B4 (de) | 2009-05-14 |
US8901737B2 (en) | 2014-12-02 |
CN100492636C (zh) | 2009-05-27 |
US20100320613A1 (en) | 2010-12-23 |
US20070102819A1 (en) | 2007-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102004014676A1 (de) | Verfahren zum Herstellen einer integrierten Schaltungsanordnung mit Hilfsvertiefung, insbesondere mit Ausrichtmarken, und integrierte Schaltungsanordnung | |
DE60102949D1 (de) | Strahlenhärtbare, wärmeabziehbare druckempfindliche Klebefolie sowie Verfahren zum Herstellen von Zuschnittteilen mit derselben | |
DE69802712D1 (de) | Ein durch innenhochdruck umgeformten bauteil, sowie verfahren und vorrichtung zur dessen herstellung | |
ATE422997T1 (de) | Pressverform-werkzeug sowie verfahren zur herstellung eines bauteils durch pressverformung | |
ATE270193T1 (de) | Datenträger, verfahren zu seiner herstellung und stichtiefdruckplatte | |
WO2006020194A3 (en) | Imprint alignment method, system, and template | |
DE60117937D1 (de) | Verfahren zur Herstellung einer Gummikomponente für einen Luftreifen, Luftreifen enthaltend zumindest eine solche Komponente, sowie Verfahren zur Herstellung eines Luftreifens unter Verwendung mindestens einer solchen Komponente | |
DE60330843D1 (de) | Lichtempfindliche zusammensetzung, lichtempfindliche flachdruckplatte und verfahren zur herstellung einer flachdruckplatte damit | |
DE50306737D1 (de) | Vorrichtung und Verfahren zur Nutzentrennung in einer Maschine zur Herstellung von aus einer Materialbahn ausgeschnittenen Flachmaterialstücken | |
ATE468907T1 (de) | Keramische nanofiltrationsmembran für die verwendung in organischen lösungsmitteln und verfahren zu deren herstellung | |
WO2001096452A3 (en) | Method for making or adding structures to an article | |
DE50115278D1 (de) | Verfahren zum herstellen von hafverschlu teilen | |
PL1893802T3 (pl) | Siloksanonośny preparat do zmniejszania tworzenia się fałd | |
WO2005067355A3 (en) | Patterned circuits and method for making same | |
DE10295694T1 (de) | Maske, Verfahren zum Herstellen dieser Maske und Verfahren zum Herstellen eines Halbleiterbauelements | |
ATE401196T1 (de) | Verfahren und vorrichtung zur herstellung einer ophthalmischen linse | |
DE50106587D1 (de) | Formblatt, sowie Verfahren zum Herstellen eines Formblattes mit integriertem RFID-Transponder | |
DE60316747D1 (de) | Kühlungsmechanismus für ein elektrisches gesteuertes Teil einer Spritzgiessmaschine sowie Kühlverfahren | |
ATE302301T1 (de) | Trägerloses linoleum-flächengebilde und verfahren zu dessen herstellung | |
TW200506023A (en) | Moisture-reactive hot-melt adhesive | |
DE3856007D1 (de) | Lichtfilter für die mikroelektronik | |
ATE320331T1 (de) | Verfahren sowie zylinder zum perforieren einer dünnen folie | |
ATE324993T1 (de) | Verfahren zum zusammenstellen von druckereiprodukten | |
ATE334820T1 (de) | Verfahren zum herstellen einer verbundfolie | |
DE50114221D1 (de) | Funktionsträgeranordnung, werkzeug zur anwendung mit der funktionsträgeranordnung sowie verfahren zum einsetzen der funktionsträgeranordnung in ein bauteil |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8364 | No opposition during term of opposition | ||
R119 | Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee |