CN1667746A - 产生写入门控时钟信号的方法和装置 - Google Patents
产生写入门控时钟信号的方法和装置 Download PDFInfo
- Publication number
- CN1667746A CN1667746A CN200510054329.7A CN200510054329A CN1667746A CN 1667746 A CN1667746 A CN 1667746A CN 200510054329 A CN200510054329 A CN 200510054329A CN 1667746 A CN1667746 A CN 1667746A
- Authority
- CN
- China
- Prior art keywords
- clock
- signal
- electronic installation
- clock signal
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title description 9
- 230000000712 assembly Effects 0.000 claims description 4
- 238000000429 assembly Methods 0.000 claims description 4
- 238000009434 installation Methods 0.000 claims 12
- 238000006243 chemical reaction Methods 0.000 description 11
- 238000012360 testing method Methods 0.000 description 10
- 239000000872 buffer Substances 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000010276 construction Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 230000007547 defect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 238000002679 ablation Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C2029/3202—Scan chain
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Static Random-Access Memory (AREA)
- Power Sources (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Logic Circuits (AREA)
Abstract
Description
Claims (12)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/867,899 US7046066B2 (en) | 2004-06-15 | 2004-06-15 | Method and/or apparatus for generating a write gated clock signal |
US10/867,899 | 2004-06-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1667746A true CN1667746A (zh) | 2005-09-14 |
CN1667746B CN1667746B (zh) | 2011-05-18 |
Family
ID=35038768
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200510054329.7A Active CN1667746B (zh) | 2004-06-15 | 2005-03-08 | 产生写入门控时钟信号的装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7046066B2 (zh) |
CN (1) | CN1667746B (zh) |
TW (1) | TWI317208B (zh) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103684426A (zh) * | 2012-09-26 | 2014-03-26 | 珠海全志科技股份有限公司 | 差分时钟信号调整电路及差分时钟信号的调整方法 |
CN104852712A (zh) * | 2015-05-19 | 2015-08-19 | 中国电子科技集团公司第四十七研究所 | 一种基于数据变化的低功耗门控时钟电路结构 |
CN108052156A (zh) * | 2017-11-27 | 2018-05-18 | 中国电子科技集团公司第三十八研究所 | 一种基于门控技术的处理器时钟树架构及构建方法 |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IL151644A (en) | 2002-09-05 | 2008-11-26 | Fazan Comm Llc | Allocation of radio resources in a cdma 2000 cellular system |
US20070006105A1 (en) * | 2005-06-30 | 2007-01-04 | Texas Instruments Incorporated | Method and system for synthesis of flip-flops |
US7301385B2 (en) * | 2005-09-22 | 2007-11-27 | Sony Computer Entertainment Inc. | Methods and apparatus for managing clock skew |
US20090121756A1 (en) * | 2006-03-21 | 2009-05-14 | Nxp B.V. | Pseudo-synchronous small register designs with very low power consumption and methods to implement |
US20070291572A1 (en) * | 2006-06-20 | 2007-12-20 | Josef Schnell | Clock circuit for semiconductor memory |
US7376042B2 (en) * | 2006-07-25 | 2008-05-20 | Qimonda Ag | Boosted clock circuit for semiconductor memory |
US7746137B2 (en) * | 2007-08-28 | 2010-06-29 | Qualcomm Incorporated | Sequential circuit element including a single clocked transistor |
US7724058B2 (en) * | 2007-10-31 | 2010-05-25 | Qualcomm Incorporated | Latch structure and self-adjusting pulse generator using the latch |
JP2009152451A (ja) * | 2007-12-21 | 2009-07-09 | Texas Instr Japan Ltd | 集積回路装置とそのレイアウト設計方法 |
US8848429B2 (en) | 2013-02-14 | 2014-09-30 | Qualcomm Incorporated | Latch-based array with robust design-for-test (DFT) features |
US8971098B1 (en) | 2013-09-10 | 2015-03-03 | Qualcomm Incorporated | Latch-based array with enhanced read enable fault testing |
US9564881B2 (en) | 2015-05-22 | 2017-02-07 | Qualcomm Incorporated | Area-efficient metal-programmable pulse latch design |
US9768756B2 (en) * | 2016-01-08 | 2017-09-19 | Samsung Electronics Co., Ltd. | Low power integrated clock gating cell with internal control signal |
US9979394B2 (en) | 2016-02-16 | 2018-05-22 | Qualcomm Incorporated | Pulse-generator |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5987244A (en) | 1994-12-22 | 1999-11-16 | Texas Instruments Incorporated | Power management masked clock circuitry, systems and methods |
US5963496A (en) * | 1998-04-22 | 1999-10-05 | Atmel Corporation | Sense amplifier with zero power idle mode |
US6278654B1 (en) * | 2000-06-30 | 2001-08-21 | Micron Technology, Inc. | Active terminate command in synchronous flash memory |
KR20020052669A (ko) * | 2000-12-26 | 2002-07-04 | 윤종용 | 선입 선출 메모리 및 이 메모리의 플래그 신호 발생방법 |
JP2003085974A (ja) * | 2001-09-13 | 2003-03-20 | Toshiba Corp | 半導体集積回路およびメモリシステム |
-
2004
- 2004-06-15 US US10/867,899 patent/US7046066B2/en active Active
-
2005
- 2005-02-22 TW TW094105210A patent/TWI317208B/zh not_active IP Right Cessation
- 2005-03-08 CN CN200510054329.7A patent/CN1667746B/zh active Active
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103684426A (zh) * | 2012-09-26 | 2014-03-26 | 珠海全志科技股份有限公司 | 差分时钟信号调整电路及差分时钟信号的调整方法 |
CN103684426B (zh) * | 2012-09-26 | 2016-08-03 | 珠海全志科技股份有限公司 | 差分时钟信号调整电路及差分时钟信号的调整方法 |
CN104852712A (zh) * | 2015-05-19 | 2015-08-19 | 中国电子科技集团公司第四十七研究所 | 一种基于数据变化的低功耗门控时钟电路结构 |
CN108052156A (zh) * | 2017-11-27 | 2018-05-18 | 中国电子科技集团公司第三十八研究所 | 一种基于门控技术的处理器时钟树架构及构建方法 |
Also Published As
Publication number | Publication date |
---|---|
US20050275441A1 (en) | 2005-12-15 |
TW200541214A (en) | 2005-12-16 |
CN1667746B (zh) | 2011-05-18 |
TWI317208B (en) | 2009-11-11 |
US7046066B2 (en) | 2006-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1667746A (zh) | 产生写入门控时钟信号的方法和装置 | |
CN106992770B (zh) | 时钟电路及其传输时钟信号的方法 | |
Pontarelli et al. | Traffic-aware design of a high-speed FPGA network intrusion detection system | |
Baker et al. | Time and area efficient pattern matching on FPGAs | |
CN1137425C (zh) | 动态电源管理环境的数据路径时钟偏移管理 | |
CN1222857C (zh) | 产生内部时钟信号的电路和方法 | |
CN1819197A (zh) | 使用最少引脚而被测试的半导体器件、以及测试其的方法 | |
CN1681209A (zh) | 触发器 | |
JP3026962B2 (ja) | 語列圧縮回路 | |
Li et al. | An AND-type match-line scheme for high-performance energy-efficient content addressable memories | |
Wang et al. | An adaptively dividable dual-port BiTCAM for virus-detection processors in mobile devices | |
CN1551237A (zh) | 具有先进的数据选通脉冲电路的半导体内存装置 | |
Efthymiou et al. | A CAM with mixed serial-parallel comparison for use in low energy caches | |
CN110324204B (zh) | 一种在fpga中实现的高速正则表达式匹配引擎及方法 | |
CN101069350A (zh) | 使用选择性电源选通来降低功耗的设备和方法 | |
CN1157735C (zh) | 数据读出电路,读出放大器及其操作方法 | |
CN114239475B (zh) | 低频数模混合模块时钟结构及扫描链设计方法 | |
Stillmaker et al. | Fine-grained energy-efficient sorting on a many-core processor array | |
CN1945489A (zh) | 串行数据输入系统 | |
CN1893388A (zh) | 一种异步fifo实现系统及实现方法 | |
US7170800B2 (en) | Low-power delay buffer circuit | |
CN111030693B (zh) | 模数转换器 | |
CN1588639A (zh) | 集成电路复位方法及复位系统 | |
CN1725639A (zh) | 门控时钟电路及相关方法 | |
CN1434361A (zh) | 数据处理器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20160803 Address after: American California Patentee after: Intel Corporation Address before: British West Indies (office in California, USA) Patentee before: Ky Wire Electric Co., Ltd. |
|
TR01 | Transfer of patent right |
Effective date of registration: 20200410 Address after: California, USA Patentee after: Apple Inc. Address before: California, USA Patentee before: INTEL Corp. |
|
TR01 | Transfer of patent right |