CN1667746B - 产生写入门控时钟信号的装置 - Google Patents
产生写入门控时钟信号的装置 Download PDFInfo
- Publication number
- CN1667746B CN1667746B CN200510054329.7A CN200510054329A CN1667746B CN 1667746 B CN1667746 B CN 1667746B CN 200510054329 A CN200510054329 A CN 200510054329A CN 1667746 B CN1667746 B CN 1667746B
- Authority
- CN
- China
- Prior art keywords
- clock
- signal
- write
- clk
- clock signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000872 buffer Substances 0.000 claims description 7
- 230000000712 assembly Effects 0.000 claims description 3
- 238000000429 assembly Methods 0.000 claims description 3
- 238000009434 installation Methods 0.000 claims 10
- 238000006243 chemical reaction Methods 0.000 description 11
- 238000012360 testing method Methods 0.000 description 10
- 238000000034 method Methods 0.000 description 7
- 230000000694 effects Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000010276 construction Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 238000002679 ablation Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C2029/3202—Scan chain
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Static Random-Access Memory (AREA)
- Logic Circuits (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Power Sources (AREA)
Abstract
Description
Claims (10)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/867,899 US7046066B2 (en) | 2004-06-15 | 2004-06-15 | Method and/or apparatus for generating a write gated clock signal |
US10/867,899 | 2004-06-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1667746A CN1667746A (zh) | 2005-09-14 |
CN1667746B true CN1667746B (zh) | 2011-05-18 |
Family
ID=35038768
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200510054329.7A Active CN1667746B (zh) | 2004-06-15 | 2005-03-08 | 产生写入门控时钟信号的装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7046066B2 (zh) |
CN (1) | CN1667746B (zh) |
TW (1) | TWI317208B (zh) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IL151644A (en) | 2002-09-05 | 2008-11-26 | Fazan Comm Llc | Allocation of radio resources in a cdma 2000 cellular system |
US20070006105A1 (en) * | 2005-06-30 | 2007-01-04 | Texas Instruments Incorporated | Method and system for synthesis of flip-flops |
US7301385B2 (en) * | 2005-09-22 | 2007-11-27 | Sony Computer Entertainment Inc. | Methods and apparatus for managing clock skew |
US20090121756A1 (en) * | 2006-03-21 | 2009-05-14 | Nxp B.V. | Pseudo-synchronous small register designs with very low power consumption and methods to implement |
US20070291572A1 (en) * | 2006-06-20 | 2007-12-20 | Josef Schnell | Clock circuit for semiconductor memory |
US7376042B2 (en) * | 2006-07-25 | 2008-05-20 | Qimonda Ag | Boosted clock circuit for semiconductor memory |
US7746137B2 (en) * | 2007-08-28 | 2010-06-29 | Qualcomm Incorporated | Sequential circuit element including a single clocked transistor |
US7724058B2 (en) * | 2007-10-31 | 2010-05-25 | Qualcomm Incorporated | Latch structure and self-adjusting pulse generator using the latch |
JP2009152451A (ja) * | 2007-12-21 | 2009-07-09 | Texas Instr Japan Ltd | 集積回路装置とそのレイアウト設計方法 |
CN103684426B (zh) * | 2012-09-26 | 2016-08-03 | 珠海全志科技股份有限公司 | 差分时钟信号调整电路及差分时钟信号的调整方法 |
US8848429B2 (en) | 2013-02-14 | 2014-09-30 | Qualcomm Incorporated | Latch-based array with robust design-for-test (DFT) features |
US8971098B1 (en) | 2013-09-10 | 2015-03-03 | Qualcomm Incorporated | Latch-based array with enhanced read enable fault testing |
CN104852712A (zh) * | 2015-05-19 | 2015-08-19 | 中国电子科技集团公司第四十七研究所 | 一种基于数据变化的低功耗门控时钟电路结构 |
US9564881B2 (en) | 2015-05-22 | 2017-02-07 | Qualcomm Incorporated | Area-efficient metal-programmable pulse latch design |
US9768756B2 (en) * | 2016-01-08 | 2017-09-19 | Samsung Electronics Co., Ltd. | Low power integrated clock gating cell with internal control signal |
US9979394B2 (en) | 2016-02-16 | 2018-05-22 | Qualcomm Incorporated | Pulse-generator |
CN108052156A (zh) * | 2017-11-27 | 2018-05-18 | 中国电子科技集团公司第三十八研究所 | 一种基于门控技术的处理器时钟树架构及构建方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1298539A (zh) * | 1998-04-22 | 2001-06-06 | 爱特梅尔股份有限公司 | 采用零功率空闲模式的读出放大器 |
US6278654B1 (en) * | 2000-06-30 | 2001-08-21 | Micron Technology, Inc. | Active terminate command in synchronous flash memory |
US6463000B2 (en) * | 2000-12-26 | 2002-10-08 | Samsung Electronics Co., Ltd. | First-in first-out memory device and method of generating flag signal in the same |
CN1405776A (zh) * | 2001-09-13 | 2003-03-26 | 株式会社东芝 | 半导体集成电路以及存储系统 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5987244A (en) * | 1994-12-22 | 1999-11-16 | Texas Instruments Incorporated | Power management masked clock circuitry, systems and methods |
-
2004
- 2004-06-15 US US10/867,899 patent/US7046066B2/en not_active Expired - Lifetime
-
2005
- 2005-02-22 TW TW094105210A patent/TWI317208B/zh not_active IP Right Cessation
- 2005-03-08 CN CN200510054329.7A patent/CN1667746B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1298539A (zh) * | 1998-04-22 | 2001-06-06 | 爱特梅尔股份有限公司 | 采用零功率空闲模式的读出放大器 |
US6278654B1 (en) * | 2000-06-30 | 2001-08-21 | Micron Technology, Inc. | Active terminate command in synchronous flash memory |
US6463000B2 (en) * | 2000-12-26 | 2002-10-08 | Samsung Electronics Co., Ltd. | First-in first-out memory device and method of generating flag signal in the same |
CN1405776A (zh) * | 2001-09-13 | 2003-03-26 | 株式会社东芝 | 半导体集成电路以及存储系统 |
Non-Patent Citations (1)
Title |
---|
全文. |
Also Published As
Publication number | Publication date |
---|---|
CN1667746A (zh) | 2005-09-14 |
US20050275441A1 (en) | 2005-12-15 |
TWI317208B (en) | 2009-11-11 |
TW200541214A (en) | 2005-12-16 |
US7046066B2 (en) | 2006-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1667746B (zh) | 产生写入门控时钟信号的装置 | |
CN106992770B (zh) | 时钟电路及其传输时钟信号的方法 | |
US20040251931A1 (en) | Method and apparatus for clock gating clock trees to reduce power dissipation | |
US9966953B2 (en) | Low clock power data-gated flip-flop | |
CN103730149B (zh) | 一种双端口存储器的读写控制电路 | |
US6348825B1 (en) | High performance, low power, scannable flip-flop | |
US9621144B2 (en) | Clock gated flip-flop | |
KR20120096907A (ko) | 듀얼 트리거 저에너지 플립 플롭 회로 | |
KR101076809B1 (ko) | 불필요한 전력소모를 줄일 수 있는 스캔 플립플롭 회로 | |
US8689068B2 (en) | Low leakage current operation of integrated circuit using scan chain | |
CN101126794B (zh) | 集成电路 | |
KR102386753B1 (ko) | 공통 클럭을 사용하는 플립플롭을 포함하는 전자 회로 | |
KR102560248B1 (ko) | 메모리 장치의 유지 제어 | |
US20110181331A1 (en) | Integrated circuit with leakage reduction in static nets | |
CN117811539A (zh) | Fpga时钟无毛刺切换电路 | |
US20110291710A1 (en) | Clock supply apparatus | |
KR100539254B1 (ko) | 테스트용 스캔 체인을 이용한 반도체 장치의 슬립모드에서의 데이터 보존 회로 및 그 보존 방법 | |
CN101689851A (zh) | 逻辑状态捕捉电路 | |
US20060152980A1 (en) | Low-power delay buffer circuit | |
CN110673689A (zh) | 时钟控制电路及方法 | |
Kavousianos et al. | Testing for SoCs with advanced static and dynamic power-management capabilities | |
US20040119496A1 (en) | Implementation of multiple flip flops as a standard cell using novel clock generation scheme | |
Myjak et al. | An energy-efficient differential flip-flop for deeply pipelined systems | |
JP4471582B2 (ja) | 半導体集積回路及び回路設計装置 | |
Bassett et al. | Energy efficient design techniques for a digital signal processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20160803 Address after: American California Patentee after: Intel Corporation Address before: British West Indies (office in California, USA) Patentee before: Ky Wire Electric Co., Ltd. |
|
TR01 | Transfer of patent right |
Effective date of registration: 20200410 Address after: California, USA Patentee after: Apple Inc. Address before: California, USA Patentee before: INTEL Corp. |
|
TR01 | Transfer of patent right |