CN1568543B - 半导体元件 - Google Patents

半导体元件 Download PDF

Info

Publication number
CN1568543B
CN1568543B CN028203259A CN02820325A CN1568543B CN 1568543 B CN1568543 B CN 1568543B CN 028203259 A CN028203259 A CN 028203259A CN 02820325 A CN02820325 A CN 02820325A CN 1568543 B CN1568543 B CN 1568543B
Authority
CN
China
Prior art keywords
electrode terminal
lead
wire
via pad
butut
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN028203259A
Other languages
English (en)
Other versions
CN1568543A (zh
Inventor
小林壮
村松茂次
风间拓也
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Co Ltd
Original Assignee
Shinko Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Co Ltd filed Critical Shinko Electric Co Ltd
Publication of CN1568543A publication Critical patent/CN1568543A/zh
Application granted granted Critical
Publication of CN1568543B publication Critical patent/CN1568543B/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
    • H01L2224/06153—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry with a staggered arrangement, e.g. depopulated array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4943—Connecting portions the connecting portions being staggered
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01061—Promethium [Pm]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED

Abstract

一种具有电极端子(14)的半导体元件，所述电极端子(14)具有在半导体芯片电极的表面上平行排列的矩形平面形状且具有通过覆盖表面电极的电绝缘层表面上的过孔与所述电极端子(14)电连接的引线布图(16)，所述半导体元件的特征在于：在电绝缘层的表面上形成的过孔焊盘(20)的平面排列是通过交替偏向所述电极端子(14)的纵向的一侧或另一侧形成，以及所述引线布图(16)与所述过孔焊盘(20)连接。即使电极端子之间间距微小，本发明能够很容易地形成引线布图。

Description

半导体元件
技术领域
本发明涉及半导体元件，其特征在于半导体芯片上具有引线布图(rerouting pattern)，其中电极端子以微小间距排列。
背景技术
晶片级封装是通过在半导体晶片态下处理晶片的表面以形成引线布图所获得的半导体元件。在晶片级进行预定的工艺后，晶片被分割成独立部分。然后把这些半导体元件安放在母板上或以芯片在芯片上的结构堆叠。
制造这种半导体元件时，在半导体晶片上形成的独立芯片具有从他们的电极端子到形成外部电极的预定位置的互连(称为‘重选路由’)，或所述互连通过用于在母板等上安放的引线焊接实现。
图6示出了这样一种状态，其中半导体晶片10的表面具有电绝缘层12，且电绝缘层12的表面具有通过导通孔15电连接到电极端子14上的引线布图16。例如，引线布图的一端电连接到电极端子14并在另一端形成与外部连接端子或引线焊接的焊接部分焊接的接触部分。在绝缘层12的表面上可以形成任何图形的引线布图16，引线布图16适合从电极端子14引出以排列接触部分或焊接部分。
图5示出了引线布图的传统形成的例子。它示出了电极端子14和引线布图16之间的连接部分的平面排列。在半导体晶片10的表面上以固定间距形成方形电极端子14。在电极端子14的平面内形成导通孔18，在导通孔18内部形成导体层作为过孔。在导通孔18的外围边缘以一定宽度形成过孔焊盘20，从而确保引线布图16和过孔之间的电连接。
然而，进来，半导体芯片的尺寸在缩小而端子的数量在增加，从而带来了问题，即电极端子14之间的排列间距变窄且在相邻过孔焊盘20之间不能获得足够的间距S。在图5的例子中，过孔焊盘20的直径R大于电极端子14的宽度，但当电极端子14之间的排列间距变窄时，可以通过形成更小的导通孔18和减小过孔焊盘20的直径R来确保过孔焊盘20之间的排列间距。然而，形成更小的导通孔18引起工艺精度问题和更高的接触电阻的问题。此外，如果形成更小的过孔焊盘20，降低了它与引线布图16之间电连接的可靠性。
此外，当在引线布图上具有焊接部分并通过引线焊接与母板或其它半导体芯片连接时，必须在半导体芯片的电极端子附近提供焊接部分。此时，当半导体芯片的电极端子的排列间距很窄时，很难确保电极端子附近的足够的焊接部分。
发明内容
本发明的目的是提供一种半导体元件，其特征为：甚至当电极端子以微小间距排列时，能够容易并可靠地形成引线布图而无需降低过孔焊盘的直径或减小布图的宽度，能够确保电极端子附近的焊接部分，以及能够容易地进行通过引线焊接的连接。
为了实现上述目的，如下实现本发明：
即，提供具有电极端子的半导体元件，所述电极端子在半导体芯片的电极形成表面上形成为平行排列的矩形平面形状且具有通过覆盖表面电极的电绝缘层表面上的过通孔与所述电极端子电连接的引线布图，所述半导体元件的特征在于：在电绝缘层的表面上形成的过孔焊盘的平面排列是通过交替偏向所述电极端子的纵向一侧或另一侧形成，以及所述引线布图与所述过孔焊盘连接。
此外，所述元件的特征在于：在所述引线布图的过孔焊盘附近的部分上具有通过形成更宽的引线布图获得且与引线焊接相连的焊接部分。
此外，所述元件的特征在于：通过从过孔焊盘引出所述焊接部分至相邻电极端子的区域而提供所述焊接部分。
此外，提供在覆盖半导体芯片表面的电极端子的电绝缘层的表面上形成的半导体元件，所述半导体芯片具有通过过孔与所述电极端子电连接的引线布图，所述半导体元件的特征在于：在所述引线布图的过孔焊盘附近的部分上具有通过形成更宽的引线布图获得且与引线焊接相连的焊接部分。
此外，所述元件的特征在于：在所述过孔焊盘附近的部分相互错开的位置形成所述焊接部分。
附图说明
图1示出了引线布图上形成的过孔焊盘和电极端子的平面排列；
图2示出了引线布图和焊接部分的平面排列；
图3A和3B示出了引线布图和焊接部分的平面排列的其它例子；
图4示出了安放具有引线布图的半导体芯片的例子；
图5示出了现有技术的电极端子和引线布图的平面排列；
图6为引线布图结构的截面图。
具体实施方式
下面，将参照附图详细说明本发明的优选实施例。
图1为根据本发明在半导体元件中形成引线布图的示例图。在图中，14代表在晶片上形成的电极端子，16代表电连接到电极端子14上的引线布图。本发明的半导体元件的特征在于：电连接到矩形平面形状的电极端子14上且平行排列的过孔焊盘20偏向电极端子14的纵向的一侧或另一侧。
如果半导体芯片更小且电极端子14的排列间距更窄，电极端子的焊接面积就更小，因此需要形成长而窄的矩形电极端子14以确保焊接面积。在本发明的半导体元件中，提供具有矩形电极端子14的半导体芯片，其特征为：即使电极端子14之间的排列间距更窄，以Z字形排列过孔焊盘20可以确保相邻过孔焊盘20之间的间距并能够引线而需要减小过孔焊盘20的直径或减小引线布图16的宽度。
注意，形成电连接到电极端子14上的引线布图16的方法与图6所示形成引线布图16的传统方法类似。即，在半导体晶片10的表面上形成电绝缘层12，然后与电极端子14的排列位置相匹配地形成导通孔18，并在导通孔18的内壁和绝缘层12的表面电镀形成导体层和引线布图16。在本实施例中，因为过孔焊盘20以Z字形结构排列，当在绝缘层12上形成导通孔18时，可在偏向电极端子14的纵向的一侧或另一侧的位置形成导通孔18。
形成导通孔18后，通过溅射在导通孔18的内壁和绝缘层12的表面形成电镀种子层。接着，用光刻胶覆盖电镀种子层的表面，然后曝光并显影光刻胶以形成抗蚀图，其中曝光形成引线布图16和过孔焊盘20的部分。接着，在电镀种子层的曝光位置把电镀种子层作为电镀源层(plating powerlayer)电解电镀铜以形成导体层，然后溶解除去抗蚀图，并蚀刻除去电镀种子层的曝光部分以形成通过过孔电连接到电极端子14上的引线布图16。
注意，所述过程在半导体晶片表面的整个电极上形成了引线布图16。实际的半导体晶片具有大量在垂直方向和水平方向连接的独立的半导体芯片，所以在与这些半导体芯片的排列相对应的预定布图内形成引线布图16。
此外，形成引线布图16后，半导体晶片可以被分割成独立部分以获得具有引线布图16的独立的半导体芯片。
通常，过孔焊盘20的直径比引线布图16的宽度大。因此，如图1所示，如果在平面区域内排列过孔焊盘20的排列部分，其中对每个电极端子而言，电极端子14可偏向一侧或另一侧，可以避免在相邻电极端子14上形成的过孔焊盘20交叠并确保相邻电极端子14之间的额外间距。因此，即使相邻排列过孔焊盘20和引线布图16，可以确保在过孔焊盘20和引线布图16之间具有足够的间距。由此，即使电极端子14之间的排列间距更窄，也很容易形成引线布图16而无需减小过孔焊盘20的直径。
对于形成引线布图的传统方法，如果电极端子14的宽度为80μm且电极端子14之间的排列间距为10μm，即电极端子14的步距为90μm，如果过孔焊盘的直径为80μm且引线布图的宽度为50μm，则过孔焊盘之间的间距为10μm，但是根据本发明的方法，可以确保过孔焊盘和相邻引线布图之间的间距为25μm(图1中的S1)。
注意，在图1所示的实施例中，引线布图16直接从电极端子14引出，但是通过偏离电极端子14的平面区域排列过孔焊盘20，可以在引线布图上形成引线焊接的焊接部分，如图2所示。
图2所示引线布图16的排列的特征为：对于排列在电极端子一侧(前端)的过孔焊盘20a，从过孔焊盘20a引出引线布图16并在相邻电极端子14上边的间距部分直接延伸过孔焊盘20a形成焊接部分22a，对于排列在电极端子另一侧(后端)的过孔焊盘20b，在从过孔焊盘20b引出的布图上直接从过孔焊盘20b形成宽焊接部分22b。
当通过引线焊接电连接引线布图16和另一个半导体芯片或母板(封装)时，引线布图16上形成的焊接部分22a和22b成为引线焊接的焊接部分。图2示出了通过焊接引线32连接另一个半导体芯片或母板(封装)的电极端子30和焊接部分22a和22b的例子。
如果按照本实施例在电极端子14的平面区域偏向一侧或另一侧排列过孔焊盘，可以有效利用绝缘层12的表面空间形成焊接部分22a和22b。
注意，根据本发明，形成用于通过引线焊接连接引线布图的焊接部分的方法也可以用于与上述相同的方式连续排列过孔焊盘的情况。图3A和3B示出了在过孔焊盘的传统排列情况下，在引线布图16上形成焊接部分22的例子。在图3A中，对于一个过孔焊盘20a，直接从后端的过孔焊盘20a延伸出宽焊接部分22a并从焊接部分22a引出窄引线布图16，然而对于另一个过孔焊盘20b，在与焊接部分22a错开的部分在面对引线布图16的方向延伸出焊接部分22b并从焊接部分22b引出窄引线布图16。
此外，在图3B所示的实施例中，对于过孔焊盘20a，在过孔焊盘20a附近的位置在面对过孔焊盘20b的方向从引线布图的侧边缘延伸出焊接部分22a，然而，对于过孔焊盘20b，在与焊接部分22a错开的部分在面对引线布图的方向从过孔焊盘20b引出的引线布图延伸出焊接部分22b。
图3A和3B所示的实施例在过孔焊盘20a和20b附近广泛地形成所述部分以形成焊接部分22a和22b。特别是，在焊接部分22a和22b附近有选择地错开焊接部分22a和22b，可以确保所需的焊接区域和稳定地引线焊接引线布图。
图4示出了安装具有引线布图16的半导体元件40的例子，所述引线布图16具有图2所示的焊接部分22a和22b。在此实例中，在半导体元件40上安放了另一个半导体芯片42并把半导体元件40安放在母板44上。通过凸起42a，利用倒装芯片连接把半导体芯片42电连接到半导体元件40的引线布图16的接触部分16a，同时通过引线焊接把半导体元件40电连接到母板上。
注意，可以代替母板44把半导体元件40安装在另一个半导体芯片上。此外，可以代替母板44把半导体元件40安装在另一个半导体封装上。
通过这种方式，在引线布图16上提供焊接部分22a和22b，可以通过引线焊接把半导体元件电连接到另一个半导体芯片或母板或半导体封装上，并可以提供各种类型的电子装置。
注意，根据过孔焊盘和引线布图的排列，过孔焊盘附近形成的焊接部分可以是相配的图形。过孔焊盘和引线布图的排列并不局限于上述实施例。
工业实用性
如上所述，根据本发明的半导体元件，与电极端子连接的过孔焊盘的平面排列可以是Z字形并可有效地确保排列过孔焊盘和引线布图的间距，以及即使电极端子之间间距微小，可以很容易地形成引线布图。此外，通过在引线布图上形成宽部分来提供焊接部分，显著的效果是可以利用所述部分通过引线焊接电连接引线布图。

Claims (5)

1.一种具有电极端子的半导体元件，所述电极端子平行排列，所述电极端子具有在半导体芯片的电极形成表面上平行排列的矩形平面形状且具有通过覆盖表面电极的电绝缘层表面上的过孔与所述电极端子电连接的引线布图，所述半导体元件的特征在于：在电绝缘层的表面上形成的过孔焊盘的平面排列是在平行排列的所述电极端子的区域中通过有交替偏向所述电极端子的纵向的一侧或另一侧形成，以及所述引线布图与所述过孔焊盘连接。
2.根据权利要求1的半导体元件，其特征在于：在所述引线布图的过孔焊盘附近的部分上，具有通过形成更宽的引线布图获得且与引线焊接相连的焊接部分。
3.根据权利要求2的半导体元件，其特征在于：在相邻电极端子的区域从过孔焊盘引出所述焊接部分。
4.根据权利要求1到3中任何一个的半导体元件，其特征在于：在所述半导体芯片上安装另一个半导体芯片。
5.一种半导体封装，其特征在于：根据权利要求4的半导体元件被安装在母板、另一个半导体芯片或另一个半导体封装中的任何一个上。
CN028203259A 2001-10-16 2002-10-11 半导体元件 Expired - Fee Related CN1568543B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2001317541A JP3927783B2 (ja) 2001-10-16 2001-10-16 半導体部品
JP317541/2001 2001-10-16
PCT/JP2002/010611 WO2003034491A2 (en) 2001-10-16 2002-10-11 Semiconductor component

Publications (2)

Publication Number Publication Date
CN1568543A CN1568543A (zh) 2005-01-19
CN1568543B true CN1568543B (zh) 2012-04-18

Family

ID=19135392

Family Applications (1)

Application Number Title Priority Date Filing Date
CN028203259A Expired - Fee Related CN1568543B (zh) 2001-10-16 2002-10-11 半导体元件

Country Status (7)

Country Link
US (1) US7180182B2 (zh)
EP (1) EP1436838A2 (zh)
JP (1) JP3927783B2 (zh)
KR (1) KR100967565B1 (zh)
CN (1) CN1568543B (zh)
TW (1) TWI284396B (zh)
WO (1) WO2003034491A2 (zh)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3927783B2 (ja) * 2001-10-16 2007-06-13 新光電気工業株式会社 半導体部品
JP5172069B2 (ja) * 2004-04-27 2013-03-27 富士通セミコンダクター株式会社 半導体装置
US7655387B2 (en) * 2004-09-02 2010-02-02 Micron Technology, Inc. Method to align mask patterns
CN101523584A (zh) 2005-09-02 2009-09-02 国际整流器公司 用于半导体器件电极的保护阻挡层
JP5082036B2 (ja) * 2005-10-31 2012-11-28 株式会社リキッド・デザイン・システムズ 半導体装置の製造方法および半導体装置
JP2007123665A (ja) * 2005-10-31 2007-05-17 Ricoh Co Ltd 半導体装置用電気回路
JP5056082B2 (ja) * 2006-04-17 2012-10-24 日亜化学工業株式会社 半導体発光素子
US7923373B2 (en) 2007-06-04 2011-04-12 Micron Technology, Inc. Pitch multiplication using self-assembling materials
CN101419634B (zh) * 2007-10-24 2010-10-20 中芯国际集成电路制造(上海)有限公司 一种可增大工艺窗口的金属层版图布图方法
US8076786B2 (en) 2008-07-11 2011-12-13 Advanced Semiconductor Engineering, Inc. Semiconductor package and method for packaging a semiconductor package
US8110931B2 (en) 2008-07-11 2012-02-07 Advanced Semiconductor Engineering, Inc. Wafer and semiconductor package
TWI372453B (en) 2008-09-01 2012-09-11 Advanced Semiconductor Eng Copper bonding wire, wire bonding structure and method for processing and bonding a wire
US20150075849A1 (en) * 2013-09-17 2015-03-19 Jia Lin Yap Semiconductor device and lead frame with interposer
JP6329059B2 (ja) 2014-11-07 2018-05-23 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP7263039B2 (ja) * 2019-02-15 2023-04-24 キヤノン株式会社 液体吐出ヘッドおよび液体吐出ヘッドの製造方法
CN113690258A (zh) * 2021-09-13 2021-11-23 上海天马微电子有限公司 显示面板及显示装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5834849A (en) * 1996-02-13 1998-11-10 Altera Corporation High density integrated circuit pad structures
EP0907207A2 (en) * 1997-08-27 1999-04-07 Nec Corporation Semiconductor device having alternating long and short contact pads with a fine pitch
US5986294A (en) * 1996-04-17 1999-11-16 Hitachi, Ltd. Semiconductor integrated circuit
US6098278A (en) * 1994-06-23 2000-08-08 Cubic Memory, Inc. Method for forming conductive epoxy flip-chip on chip
US6150727A (en) * 1996-03-12 2000-11-21 Mitsubishi Denki Kabushiki Kaisha Semiconductor device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0529377A (ja) * 1991-07-25 1993-02-05 Nec Corp 半導体装置
JP2000150701A (ja) * 1998-11-05 2000-05-30 Shinko Electric Ind Co Ltd 半導体装置並びにこれに用いる接続用基板及びその製造方法
JP3927783B2 (ja) * 2001-10-16 2007-06-13 新光電気工業株式会社 半導体部品

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6098278A (en) * 1994-06-23 2000-08-08 Cubic Memory, Inc. Method for forming conductive epoxy flip-chip on chip
US5834849A (en) * 1996-02-13 1998-11-10 Altera Corporation High density integrated circuit pad structures
US6150727A (en) * 1996-03-12 2000-11-21 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US5986294A (en) * 1996-04-17 1999-11-16 Hitachi, Ltd. Semiconductor integrated circuit
EP0907207A2 (en) * 1997-08-27 1999-04-07 Nec Corporation Semiconductor device having alternating long and short contact pads with a fine pitch

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP平5-29377A 1993.02.05

Also Published As

Publication number Publication date
KR20050035161A (ko) 2005-04-15
US20040238951A1 (en) 2004-12-02
WO2003034491A2 (en) 2003-04-24
JP3927783B2 (ja) 2007-06-13
JP2003124249A (ja) 2003-04-25
TWI284396B (en) 2007-07-21
EP1436838A2 (en) 2004-07-14
KR100967565B1 (ko) 2010-07-05
CN1568543A (zh) 2005-01-19
US7180182B2 (en) 2007-02-20
WO2003034491A3 (en) 2003-11-20

Similar Documents

Publication Publication Date Title
CN1568543B (zh) 半导体元件
US6921979B2 (en) Semiconductor device having a bond pad and method therefor
US6995043B2 (en) Methods for fabricating routing elements for multichip modules
JPH0587977B2 (zh)
CN101355067A (zh) 多芯片模块的改进的电连接
TW200807666A (en) Manufacturing Method of Semiconductor Device
WO1992003844A1 (en) Multilayer integrated circuit module
US20040124545A1 (en) High density integrated circuits and the method of packaging the same
CN104916623A (zh) 半导体封装和制造半导体封装基底的方法
JP2010130004A (ja) 集積回路基板及びマルチチップ集積回路素子パッケージ
JP3899059B2 (ja) 低抵抗高密度信号線をする電子パッケージおよびその製造方法
US8084359B2 (en) Semiconductor package and methods of manufacturing the same
US8354744B2 (en) Stacked semiconductor package having reduced height
EP3979298A1 (en) Device for controlling trapped ions and method of manufacturing the same
US7154048B2 (en) Common electrode wire for plating
US6627986B2 (en) Substrate for semiconductor device and semiconductor device fabrication using the same
US20080083984A1 (en) Wiring board
US20030080418A1 (en) Semiconductor device having power supply pads arranged between signal pads and substrate edge
JP2004363224A (ja) 半導体チップの接続構造
CN219937034U (zh) 半导体封装件
JP2001237346A (ja) 半導体素子搭載基板、及び半導体装置の製造方法
JP2001298039A (ja) 半導体装置
US6693359B1 (en) High density wire bonding pads for semiconductor package
JP2006013497A (ja) 半導体ペレット及び半導体装置
JPS62188333A (ja) 集積回路装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120418

Termination date: 20211011

CF01 Termination of patent right due to non-payment of annual fee