CN1528010A - 生产硅绝缘体材料的方法 - Google Patents

生产硅绝缘体材料的方法 Download PDF

Info

Publication number
CN1528010A
CN1528010A CNA028052684A CN02805268A CN1528010A CN 1528010 A CN1528010 A CN 1528010A CN A028052684 A CNA028052684 A CN A028052684A CN 02805268 A CN02805268 A CN 02805268A CN 1528010 A CN1528010 A CN 1528010A
Authority
CN
China
Prior art keywords
substrate
silicon
layer
insulating layer
angstroms
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA028052684A
Other languages
English (en)
Chinese (zh)
Inventor
方紫薇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Varian Semiconductor Equipment Associates Inc
Original Assignee
Varian Semiconductor Equipment Associates Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Varian Semiconductor Equipment Associates Inc filed Critical Varian Semiconductor Equipment Associates Inc
Publication of CN1528010A publication Critical patent/CN1528010A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1912—Preparing SOI wafers using selective deposition, e.g. epitaxial lateral overgrowth [ELO] or selective deposition of single crystal silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1908—Preparing SOI wafers using silicon implanted buried insulating layers, e.g. oxide layers [SIMOX]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Landscapes

  • Element Separation (AREA)
  • Recrystallisation Techniques (AREA)
CNA028052684A 2001-01-23 2002-01-10 生产硅绝缘体材料的方法 Pending CN1528010A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/767,787 2001-01-23
US09/767,787 US20020098664A1 (en) 2001-01-23 2001-01-23 Method of producing SOI materials

Publications (1)

Publication Number Publication Date
CN1528010A true CN1528010A (zh) 2004-09-08

Family

ID=25080577

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA028052684A Pending CN1528010A (zh) 2001-01-23 2002-01-10 生产硅绝缘体材料的方法

Country Status (6)

Country Link
US (1) US20020098664A1 (https=)
EP (1) EP1354339A2 (https=)
JP (1) JP2004528707A (https=)
KR (1) KR20030076627A (https=)
CN (1) CN1528010A (https=)
WO (1) WO2002059946A2 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100454483C (zh) * 2007-04-20 2009-01-21 中国电子科技集团公司第四十八研究所 一种离子注入厚膜soi晶片材料的制备方法
CN106395735A (zh) * 2015-05-29 2017-02-15 精工爱普生株式会社 电阻元件与压力传感器元件的各自的制造方法、压力传感器元件、压力传感器

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005333052A (ja) * 2004-05-21 2005-12-02 Sony Corp Ｓｉｍｏｘ基板及びその製造方法及びｓｉｍｏｘ基板を用いた半導体装置及びｓｉｍｏｘ基板を用いた電気光学表示装置の製造方法
US7619283B2 (en) * 2007-04-20 2009-11-17 Corning Incorporated Methods of fabricating glass-based substrates and apparatus employing same
CN102386123B (zh) * 2011-07-29 2013-11-13 上海新傲科技股份有限公司 制备具有均匀厚度器件层的衬底的方法
US8575694B2 (en) 2012-02-13 2013-11-05 Taiwan Semiconductor Manufacturing Company, Ltd. Insulated gate bipolar transistor structure having low substrate leakage

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5661043A (en) * 1994-07-25 1997-08-26 Rissman; Paul Forming a buried insulator layer using plasma source ion implantation
US5710057A (en) * 1996-07-12 1998-01-20 Kenney; Donald M. SOI fabrication method
JPH11307455A (ja) * 1998-04-20 1999-11-05 Sony Corp 基板およびその製造方法
JP2000294513A (ja) * 1999-04-06 2000-10-20 Nec Corp Ｓｉ基板の酸化膜形成方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100454483C (zh) * 2007-04-20 2009-01-21 中国电子科技集团公司第四十八研究所 一种离子注入厚膜soi晶片材料的制备方法
CN106395735A (zh) * 2015-05-29 2017-02-15 精工爱普生株式会社 电阻元件与压力传感器元件的各自的制造方法、压力传感器元件、压力传感器

Also Published As

Publication number Publication date
WO2002059946A2 (en) 2002-08-01
JP2004528707A (ja) 2004-09-16
EP1354339A2 (en) 2003-10-22
WO2002059946A8 (en) 2003-10-09
US20020098664A1 (en) 2002-07-25
KR20030076627A (ko) 2003-09-26
WO2002059946A3 (en) 2003-02-20

Similar Documents

Publication Publication Date Title
TWI293478B (en) Manufacturing method for semiconductor substrate and manufacturing method for semiconductor device
CN107452603B (zh) 半导体外延晶片的制造方法、半导体外延晶片、以及固体摄像元件的制造方法
CN104781919B (zh) 半导体外延晶片的制造方法、半导体外延晶片以及固体摄像元件的制造方法
US20060202310A1 (en) Film or layer of semiconducting material, and process for producing the film or layer
EP1780794A1 (en) Method for manufacturing bonded wafer
JPWO2004075274A1 (ja) 不純物導入方法
JP2005522879A (ja) 理想的酸素析出シリコンウエハにおいてデヌーデッドゾーン深さを制御する方法
CN1799136A (zh) 通过在硅锗合金熔点附近进行退火而制造sgoi的方法
US7947571B2 (en) Method for fabricating a semiconductor on insulator substrate with reduced Secco defect density
CN101652835A (zh) 具有碳化硅基板的半导体器件的退火方法和半导体器件
JP3139904B2 (ja) 半導体基板の製造方法および製造装置
CN1622294A (zh) 改善有缺陷的半导体材料质量的方法
CN101620995A (zh) 栅极介质层及其制造方法、半导体器件及其制造方法
JP2009149481A (ja) 半導体基板の製造方法
US7972937B2 (en) Method for producing semiconductor substrate
WO2022158148A1 (ja) エピタキシャルウェーハの製造方法
TWI877235B (zh) 半導體基板的製造方法及半導體基板
EP2216803A1 (en) Manufacturing method for laminated substrate
JP4931212B2 (ja) 改質シリコンへの低ドーズ酸素注入による薄い埋め込み酸化物
US20080194086A1 (en) Method of Introducing Impurity
CN1528010A (zh) 生产硅绝缘体材料的方法
KR20070084075A (ko) 반도체 웨이퍼의 제조방법
KR20160013037A (ko) 접합 웨이퍼의 제조방법
CN117038572A (zh) 绝缘体上半导体结构的制造方法
CN111902911A (zh) 半导体外延晶片的制造方法以及半导体器件的制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication