CN1338119A - 用于具有高q电抗元件的集成电路的设备和方法 - Google Patents

用于具有高q电抗元件的集成电路的设备和方法 Download PDF

Info

Publication number
CN1338119A
CN1338119A CN99816462A CN99816462A CN1338119A CN 1338119 A CN1338119 A CN 1338119A CN 99816462 A CN99816462 A CN 99816462A CN 99816462 A CN99816462 A CN 99816462A CN 1338119 A CN1338119 A CN 1338119A
Authority
CN
China
Prior art keywords
multiple lift
metal level
metal
substrate
passive component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN99816462A
Other languages
English (en)
Other versions
CN1185715C (zh
Inventor
小R·J·扎夫里尔
D·C·鲍曼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atmel Corp
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of CN1338119A publication Critical patent/CN1338119A/zh
Application granted granted Critical
Publication of CN1185715C publication Critical patent/CN1185715C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383—Multilayer substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0641—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/162—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/165—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed inductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09218—Conductive traces
    • H05K2201/09263—Meander
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09672—Superposed layout, i.e. in different planes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/097—Alternating conductors, e.g. alternating different shaped pads, twisted pairs; Alternating components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Geometry (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Filters And Equalizers (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Coils Or Transformers For Communication (AREA)

Abstract

在一种IC封装方案中,一种多层基片(114)由导电互连层(120,122,124)组成,被环氧树脂或陶瓷绝缘层分隔开并被通路连接。无源元件(102,104,106)可以通过应用于基片的材料技术来加强有源电路芯片的电气性能,达到最大程度。封装的材料选择可对给定的电路设计创造最佳无源集成。典型的应用包括电源旁路电容器、射频调谐和抗阻匹配。封装基片中无源元件的引入创造出新颖的电气可裁IC封装方法,能对任意给定芯片设计获得比原有方法更佳的性能。

Description

用于具有高Q电抗元件的集成电路的设备和方法
技术领域
本发明主要涉及半导体器件的封装，特别是针对于在这样的封装中制造高Q电抗元件。
背景技术
本发明涉及到高Q无源元件的结构，这些元件通常指例如在射频设备中所使用的元件。这些元件在半导体芯片中引入的困难性是众所周知的：集总和分散电抗部分的品质因素(Q)主要取决于金属的电阻、介质耗损以及寄生电抗。集总元件的电感和电容的真实值大大受限于半导体芯片可以利用的面积。类似的，分布传输线谐振器很难按期望频率配置在半导体芯片上的原因也在于受空间的限制。常用的惯例是将集总电抗放置在PC板上。然而，传统封装技术所带来的寄生电抗常常严重降低功能电路的性能。例如，在功率放大器设备中，封装导线的寄生电抗常常接近或超出有源半导体器件的输出阻抗。在很多情况下，封装电抗排除了用硅或硅-锗工艺制造可以接受的功率放大器的可能性。类似地，在小信号设备中也存在着相同的问题。
集成电路通常安装在塑料或陶瓷封装内，该封装将半导体芯片与随后焊接在PCB上的导线或焊球相连接。有些封装类型包含了多种金属层，例如，倒装-球栅阵列，以便确定I/O焊片的线路，并且利用焊片来和封装外部接触。
图11例举了一种典型的球栅封装。半导体芯片1102放置在基片1112上，并由未填满的环氧树脂化合物1106固定。基片包括一组金属互连层，在芯片的焊球(或“块”)1104和基片的焊球1114之间提供一条电通路。模制环氧树脂1110被用来包裹在芯片外面，从而构成球栅封装。图12是基片1112一部分的放大视图，该基片在图11中已说明。可以看见基片由叠层结构的金属交互层1212组成。这些金属层通过绝缘材料层1210，例如环氧树脂或陶瓷而彼此绝缘。这些金属层在半导体芯片1102上的键合片或“块”之间提供了互连。这些金属层由互连(未图示)和通路1202组成图案，通路1202提供金属层之间的互连性。
我们所需要的是一种能够在IC器件中不必使用分立元件就能提供高Q元件的方案。希望将这样的器件与IC器件自身结合在一起，从而能节省PCB上的空间，同时获得使用高Q元件的好处。
发明内容
根据本发明，一种改进的IC封装包括在IC封装中配入无源元件。一种IC安装基片载有半导体芯片，并且有着对芯片的I/O焊片和电源与接地等公用焊片提供外部接触的金属互连叠层结构。金属互连层的内部设计有与包含互连的轨迹直接或经通路相连的无源元件，从而为半导体芯片提供了额外的电功能性。因而，想要的电抗元件从合适的封装金属层上制造出来。电阻大大减小，是因为与芯片上典型厚度小于1微米的金属相比，封装金属典型的厚度为20微米。典型的应用包括(但没有受限于)对输入输出信号进行滤波的滤波电路、电源旁路电容器、阻抗匹配电路、谐振器等等。本发明也适用于在单个IC封装内封装两个或多个半导体芯片的多芯片模块。无源元件可以被用于耦合各芯片之间的信号传递。
一种制造本发明所述的基片的方法包括淀积绝缘层和金属层。每层金属层都形成图案，并且经过了光刻胶蚀刻的步骤。形成图案步骤包括限定建立互连的轨迹。建立无源元件的结构的形成图案步骤和互连同时进行。没有额外的金属被消耗，因为无源结构是从相同的互连金属层上构图的；它们唯一的区别在于无源结构蚀刻的金属更少一些。
附图说明
图1是展示本发明的IC基片中互连的排列和无源元件的顶视图。
图2和图3是两种电容器元件的侧视图。
图4A和4B是一种螺旋电感器的顶视图和侧视图。
图5A-5C是一种螺旋电感器的顶视图、正视图和侧视图。
图6是一种谐振器的透视图。
图7A和7B是一种电阻器的顶视图和侧视图。
图8和9是IC基片中构成的两种典型电路的横截面视图。
图10是本发明处理步骤的流程图。
图11和12展示了一种典型的原有IC封装方案。
具体实施方式
图11展示了一种典型的球栅IC封装，包括芯片1102，它装配在基片1112上并被密封剂1110密封。转过来看图1，根据本发明较好模式配置的叠层基片114包括单层或多层互连金属层，每层都被一层绝缘材料分隔开。图1展示的最上互连层包括多条互连轨迹120和无源元件102-106。具体而言，元件102和104是电容器，而元件106是一个电感器。可以看见电感器106包括轨迹122和124。这层互连层被安置在基片114的上表面112上。
参照图2，图1中沿线2-2截取的电容器102的侧视图展示了基片114的一部分。在绝缘层202上部安置着一金属层200，该绝缘层按顺序也被放置在另一金属层204上。展示的电容器102由两块金属板220和222组成。每块板都形成在金属层200和204中被绝缘层202分隔开。绝缘层被当做电介质。典型的绝缘材料包括环氧树脂或可以是陶瓷材料。由于材料的选择取决于很多因素，例如期望的电气特性、期望的物理特性、制造成本以及其他因素，因此没有一种较好的材料。本发明的IC器件的特殊应用将决定使用的具体材料。
参照图3，图1中沿线3-3截取的电容器104的侧视图展示了基片114的附加金属和绝缘层306-312。电容器104是一种多层板极电容器。在这个实例中，电容器的结构横跨了四层互连金属层200、204、308和312。四层板极320、322、324和326各自在金属层200、204、308和312中构成。这些板极按照交迭方式垂直排列。绝缘层构成了电容器的电介质。通路330将板极320和324耦合在一起，另一通路332将板极322和326耦合在一起。层202、306和310的绝缘材料被当做电容器104的电介质材料。
必须注意的是，电容器102和104可以被耦合到芯片焊片(例如芯片902，图9)作为芯片电路的元件，或位于芯片焊片和一根IC封装的外部引脚(焊球)之间。这样的耦合可以在通过在下层金属层互连中期望提供连通性的情况下，使用通路来完成。还必须注意的是，电容器可以被安置在基片114内部的金属层上。例如，图2所示的板极电容器可以由图3中的金属层204和308组成。实际上，清楚地说，任意无源元件都可以被安置在基片任意金属层中。最终，电容器板极的连接可以使用许多方法中的任意一种完成。互连轨迹可以从板极发散出去来构图，并且通路被用来和其他金属层上的互连耦合在一起。这种特殊的连接结构依赖于无源元件如何耦合和与什么耦合。
转回首看图4A和4B，展示了一种安置在绝缘层414表面412上的螺旋电感器402的实例。螺旋的外部端点和互连轨迹420相连。螺旋的内部端点与在下层金属层上构成并通过通路424耦合在一起的轨迹422相耦合。虽然一种空中桥梁可以被用来提供与螺旋内部端点的连通性，但这样的结构通常很难制造，所以本实施例图4A和4B中所示的是较佳的方案。互连轨迹420和422如图所示可以在相对的金属层上，或者安置在同一螺旋金属层上，或者可以在其他一些金属层上，这取决于该元件是如何连接的。
参照图5A-5C，展示了一种螺旋电感器502的实例。该元件由放置在第一金属层上并且沿一对角线相互并行排列的第一组金属段550、552和554组成。第二组金属段540、542、544和546放置在第二金属层上，并且沿与第一金属段相对的对角线方向相互平行排列。一组通路522-532以端对端的方式连接第一段和第二段。结果从上面看下去就如图5A所示成为锯齿状配置，虽然螺旋结构的外规是一种正方的螺旋结构。末段540和546通过通路520和534与互连轨迹506和504耦合在一起。或者，轨迹506和504可以在末段540和546同一金属层上构成，这样可以消除对通路的需求。这样的具体结构取决于在哪里完成和无源元件的连接。
转到图6，一种传输线谐振器602的透视图展示了放置在第一金属层610中的第一板极620和放置在第二金属层614中的第二板极624。金属层被绝缘材料622分隔开。夹在两板极间的是一金属片626，放置在第三金属层612中。板极的宽度W2比金属片的宽度W1宽。另外，谐振器能只用两块板极620和624中的一块构成。
作为根据本发明制造的无源元件的最后一个实例，图7A和7B展示了一种放置在绝缘层714的表面712上的金属层上的电阻器702。从先前的实例可见，其他无源元件可以按上述同样的方法配入IC封装叠层基片中。本发明的一种优点在于封装基片的互连层通常和半导体芯片中的基片密集程度不同。因此，这使得构建低值电阻器成为可能，因为有更多的空间蚀刻较宽的轨迹，并且封装金属互连比在芯片上的金属轨迹厚。同样，使用本发明可以减小电感器和电容器金属的电阻，并且使得制造高Q器件成为可能。
现在，将把话题转移到可能配在IC封装基片中的典型电路。图8展示了一种作为振荡器，例如VOC(电压控制振荡器)的谐振器的振荡回路800，包括一个电感器802和电容器804的并行组合。该振荡回路通常经端子810与812和半导体芯片上的电路耦合，构成振荡器电路。
图8的横截面视图展示了一种安置在叠层基片822上的半导体芯片820。芯片的焊球828和顶层基片822上的互连840-810耦合在一起。通路850-854提供了一条到下层金属层824和826的电通路。定义电容器804的板极860和862分别放置在金属层824和826上。电感器802被放置在金属层824中的螺旋结构870所限定，更详细的细节已经在图4A和4B中给出。通路850将电容器804的一块板极和互连轨迹840耦合在一起，而通路852将螺旋结构870的外部端点872和轨迹840相连。可以看见，轨迹840相当于电路端子810。
接着，横截面视图还进一步展示了工作于电容器板极862到接至上述金属层螺旋结构870内部端点874的通路858之间的互连轨迹880。通路854将轨迹880和焊片842相耦合。轨迹880因而相当于电路端子812。完成了图8的讨论，可以了解芯片820通过焊片844、通路856和焊片846与外部可到达的焊球830直接相连，说明了半导体芯片如何接收和发送外部信号。
转到图9看另一个电路实例。所展示的电路是一个低通滤波器900，包括电阻器902和电容器904。端子914和916接收外部信号，而端子910和912与半导体芯片上的电路相连。横截面视图展示了安置在叠层基片922上的半导体芯片920。放置在金属层924上的是电阻器970。电阻器的横截面视图是从图7A中的视图线970-970中截取的。电阻器970的一端点和依次与电容器904中一板极960相连的轨迹980耦合，电容器的另一板极962放置在金属层926上。
通路952沿基片922的绝缘材料延伸，并且与和半导体芯片焊球928相连的焊片940接触。可以了解垫片940相当于电路端子910。轨迹982与电容器904的板极962相连。通路954和956分别与焊片942和946相连。可以了解，焊片942和946分别相当于端子914和916。最终，通路950提供了一条从焊片944(相当于端子914)到电阻器970另一端的电通路。
这些示范电路说明了多种根据本发明实现的无源电路。之前所揭示的这种无源结构有几个重要的优点。如果适合地构造在半导体芯片上，电抗值(C或L)和用这样的方法制造的谐振器的谐振频率可以被设计为大大超出通常可获得的值。IC封装的基片通常具有比芯片本身更大的面积，因此，允许更大的物理尺寸和相应更大的电容器和电感器值。在电容器情况下，多层金属层的出现使得制造多板极电容器成为可能。电容器、电感器和谐振器的Q值能被做得更高，因为陶瓷或环氧树脂的特性比得上半导体材料且有更大的金属导体。没有额外的金属被消耗，因为无源结构是从同样的互连金属层中构图的，唯一的不同在于更少的金属被蚀刻掉。因为封装中的金属是“自由”的，所以这种器件的成本也很低。按所揭示的方法在封装基片中配入无源元件创造出一种可以使任意给定芯片设计的性能比原有方法更好的电气可裁IC封装。
另外的典型电路包括(但不受限于)电源旁路电容器，其特征在于，从半导体基片到旁路电容器的多根旁路导线允许在基片中使用高电阻率材料，导致芯片上的基片更高的绝缘性。两个或更多的电感器可以被配置在被绝缘层隔离的邻近金属层上以提供相互耦合而构成一个变压器。谐振器可以通过使用短传输线(当使用高电介质的绝缘材料，例如陶瓷时，特别有用)来构建。这种类型的谐振器可以被用于带通滤波器、带阻滤波器、VCO或自由振荡振荡器的谐振器，和射频功能调谐。在多芯片模块(MCM)应用中，耦合电路可以将装在基片上的多个半导体芯片耦合在一起。
转到图10来讨论一下将无源元件配到IC封装基片中去的处理方法。可以了解，相同的步骤被用来制造无源元件来构成多互连层。第一步，绝缘材料层构成，步骤1010。在这一步中，通路可能穿过绝缘层而构成，并且被填充，来获得通向绝缘层外部表面的导电路径，以便在半导体芯片上构成电连接。接着，导电材料(典型使用的如铜、金、钨和相关合金)沉积在绝缘层中，步骤1012。绘制一个或更多的图案来定义金属层互连，步骤1014。同时，绘制附加的图案来定义放置在金属层中的无源元件的结构。图案接着被蚀刻，并且进行光刻胶处理来除去不想要的金属，留下需要的图案。在步骤1016中，下一绝缘层在顶层的金属层上构成。为了提供下层金属层连通性，必须在绝缘层中钻出通路并填充金属，步骤1018。在步骤1020，如果需要附加层，那么重复上述步骤，直到制造出一个叠层基片。最终步骤包括在基片上放置和固定半导体芯片，并且在BGA情况下，将焊球附加在芯片的多层基片封装上。前述处理步骤在IC封装技术领域众所周知。任何一种技术都能实现本发明。任意给定技术的选择取决于某些因素，例如材料的使用、期望的操作条件、封装要求、生产成本等等。

Claims (25)

1、一种半导体器件，其特征在于，包括：
至少一块在其上形成电路的半导体芯片；和
在其表面上装有所述印模的叠层基片，所述基片具有单层或多层金属层和单层或多层绝缘层，所述芯片和一些所述的金属层电耦合；
所述金属层具有第一金属结构，所述第一金属结构是互连的；
所述金属层具有第二金属结构，所述的第二金属结构是将所述互连电耦合到其他所述互连和所述半导体芯片的通路；
所述金属层中至少有一层具有至少一个第三金属结构，所述的第三金属结构是无源元件；
所述的无源元件和所述的半导体芯片电耦合。
2、如权利要求1所述的半导体器件，其特征在于，所述单层或多层的绝缘层是环氧树脂材料。
3、如权利要求1所述的半导体器件，其特征在于，所述单层或多层的绝缘层是陶瓷材料。
4、如权利要求1所述的半导体器件，其特征在于，所述无源元件是电容器，所述电容器具有放置在所述单层或多层金属层上第一层中的第一板极和放置在所述单层或多层金属层上第二层中的第二板极，所述第一和第二板极被所述单层或多层绝缘层中的一层分隔开。
5、如权利要求1所述的半导体器件，其特征在于，所述无源元件是电容器，所述电容器包括多块板极，每一所述板极放置在所述单层或多层金属层上分隔开的某一层中，所述板极以交迭方式垂直排列，所述板极的奇数层相互电耦合，所述板极的偶数层相互电耦合。
6、如权利要求1所述的半导体器件，其特征在于，所述无源元件是电感器，所述电感器是一放置在所述单层或多层金属层上某一层中的金属螺旋结构。
7、如权利要求1所述的半导体器件，其特征在于，所述无源元件是电感器；所述电感器包括放置在所述单层或多层金属层上第一层中的第一组段和放置在所述单层或多层金属层上第二层中的第二组段；所述单层或多层金属层上的第一层和第二层被所述单层或多层绝缘层中的一层分隔开；所述电感器进一步包括多条将所述第一段和第二段电耦合的被金属填充的通路。
8、如权利要求1所述的半导体器件，其特征在于，所述无源元件是谐振器；所述谐振器具有放置在所述单层或多层金属层上第一层中的第一板极和放置在所述单层或多层金属层上第二层中的金属片；所述第一板极具有比所述金属片尺寸更加宽的尺寸。
9、如权利要求8所述的半导体器件，其特征在于，所述谐振器包括放置在所述单层或多层金属层上第三层中的第二板极。
10、如权利要求1所述的半导体器件，其特征在于，所述无源元件是电阻器，所述电阻器放置在所述单层或多层金属层上的某层中。
11、一种集成电路，其特征在于，包括：
在其上置有第一电路的半导体芯片；
上面放置着所述芯片的基片，所述基片包括交替的金属互连层和绝缘材料层，所述芯片具有与单层或多层金属互连层的电连接；和
放置在所述芯片和所述基片顶部的封装，因而对所述芯片提供一种保护包装；
所述基片进一步包括外部电接点，所述电接点和一些所述的金属互连电接触；
所述基片进一步包括由放置在单层或多层所述金属互连层中的单个或多个无源元件构成的第二电路，所述电路与所述芯片中的所述某个电子器件电耦合。
12、如权利要求11所述的集成电路，其特征在于，所述集成电路进一步包括第二半导体芯片。
13、如权利要求11所述的集成电路，其特征在于，所述绝缘材料是环氧树脂。
14、如权利要求11所述的集成电路，其特征在于，所述绝缘材料是陶瓷材料。
15、如权利要求11所述的集成电路，其特征在于，所述的第二电路是一滤波电路，该滤波电路具有与两个所述外部电接触相耦合的第一对端子和与所述半导体芯片耦合的第二对端子。
16、如权利要求11所述的集成电路，其特征在于，所述的第二电路是包括一电感器和一电容器的振荡电路，所述振荡电路包括一对与所述半导体芯片耦合的端子。
17、如权利要求11所述的集成电路，其特征在于，所述一个外部电接触用来耦合电源，并且所述第二电路包括与所述一个外部电接触耦合的电源旁路电容器。
18、如权利要求11所述的集成电路，其特征在于，所述单个或多个无源元件包括电感器、电容器、电阻器和变压器中的一个。
19、一种制造集成电路的方法，其特征在于，包括以下步骤：
(a)在一半导体芯片上制造电路，包括构成多个用于传送和接收信号和提供单个或多个电压电位的焊片；
(b)制造绝缘材料的基片，包括在所述的基片中至少构成一层导电互连层，并且在所述至少一层导电互连中至少构成一个无源元件；
(c)将所述半导体芯片安装在所述基片上并且加以固定；
(d)在所述半导体芯片和所述至少一层导电互连之间建立电连接；并且
(e)在所述半导体芯片和所述至少一个无源元件之间建立电连接。
20、如权利要求19所述的方法，其特征在于，所述步骤(e)包括在所述元件和所述一块焊片之间构成一导电通路。
21、如权利要求19所述的方法，其特征在于，至少一个所述无源元件是电容器。
22、如权利要求19所述的方法，其特征在于，至少一个所述无源元件是电感器。
23、如权利要求19所述的方法，其特征在于，至少一个所述无源元件是谐振器。
24、如权利要求19所述的方法，其特征在于，至少一个所述无源元件是电阻器。
25、如权利要求19所述的方法，其特征在于，至少一个所述无源元件是变压器。
CNB998164623A 1999-03-11 1999-12-02 一种集成电路及其制造方法 Expired - Fee Related CN1185715C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/267,889 1999-03-11
US09/267,889 US6218729B1 (en) 1999-03-11 1999-03-11 Apparatus and method for an integrated circuit having high Q reactive components

Publications (2)

Publication Number Publication Date
CN1338119A true CN1338119A (zh) 2002-02-27
CN1185715C CN1185715C (zh) 2005-01-19

Family

ID=23020561

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB998164623A Expired - Fee Related CN1185715C (zh) 1999-03-11 1999-12-02 一种集成电路及其制造方法

Country Status (11)

Country Link
US (1) US6218729B1 (zh)
EP (1) EP1166361A4 (zh)
JP (1) JP2002539612A (zh)
KR (1) KR100703642B1 (zh)
CN (1) CN1185715C (zh)
CA (1) CA2362159A1 (zh)
HK (1) HK1041557B (zh)
MY (1) MY115514A (zh)
NO (1) NO20014371L (zh)
TW (1) TW475196B (zh)
WO (1) WO2000054337A1 (zh)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007101364A1 (en) * 2006-03-06 2007-09-13 Intel Corporation Chip-level integrated radio frequency passive devices, methods of making same, and systems containing same
CN1560911B (zh) * 2004-02-23 2010-05-12 威盛电子股份有限公司 电路载板的制造方法
CN101958995A (zh) * 2009-07-17 2011-01-26 富士施乐株式会社 图像读取装置和叠层基片
CN104520996A (zh) * 2012-04-30 2015-04-15 维斯普瑞公司 可编程部件的混合技术组合件
CN104979333A (zh) * 2015-07-15 2015-10-14 宜确半导体（苏州）有限公司 一种半导体集成电感
CN113571428A (zh) * 2017-11-23 2021-10-29 华进半导体封装先导技术研发中心有限公司 一种集成被动元件的芯片封装结构及封装方法

Families Citing this family (88)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3681542B2 (ja) * 1998-07-01 2005-08-10 富士通株式会社 プリント回路基板および多段バンプ用中継基板
US6310386B1 (en) * 1998-12-17 2001-10-30 Philips Electronics North America Corp. High performance chip/package inductor integration
JP3792445B2 (ja) * 1999-03-30 2006-07-05 日本特殊陶業株式会社 コンデンサ付属配線基板
JP3425573B2 (ja) * 1999-05-19 2003-07-14 Ｎｅｃエレクトロニクス株式会社 半導体装置
US6362525B1 (en) * 1999-11-09 2002-03-26 Cypress Semiconductor Corp. Circuit structure including a passive element formed within a grid array substrate and method for making the same
SE515298C2 (sv) * 1999-11-19 2001-07-09 Ericsson Telefon Ab L M Testfixtur
US6546538B1 (en) * 2000-03-10 2003-04-08 Lsi Logic Corporation Integrated circuit having on-chip capacitors for supplying power to portions of the circuit requiring high-transient peak power
US6351391B1 (en) * 2000-05-15 2002-02-26 International Business Machines Corporation Signal busses on printed board structures mounting ASIC chips with signal termination resistor devices using planar signal terminating devices
US7247932B1 (en) 2000-05-19 2007-07-24 Megica Corporation Chip package with capacitor
US6611419B1 (en) * 2000-07-31 2003-08-26 Intel Corporation Electronic assembly comprising substrate with embedded capacitors
US6970362B1 (en) 2000-07-31 2005-11-29 Intel Corporation Electronic assemblies and systems comprising interposer with embedded capacitors
US6775150B1 (en) 2000-08-30 2004-08-10 Intel Corporation Electronic assembly comprising ceramic/organic hybrid substrate with embedded capacitors and methods of manufacture
US6890829B2 (en) * 2000-10-24 2005-05-10 Intel Corporation Fabrication of on-package and on-chip structure using build-up layer process
US6710433B2 (en) * 2000-11-15 2004-03-23 Skyworks Solutions, Inc. Leadless chip carrier with embedded inductor
JP3666411B2 (ja) * 2001-05-07 2005-06-29 ソニー株式会社 高周波モジュール装置
US6800947B2 (en) * 2001-06-27 2004-10-05 Intel Corporation Flexible tape electronics packaging
WO2003007379A1 (fr) 2001-07-12 2003-01-23 Hitachi, Ltd. Composant de circuit electronique
KR20030012238A (ko) * 2001-07-31 2003-02-12 주식회사 글로텍 수동소자 내장형 패키지
US6856007B2 (en) 2001-08-28 2005-02-15 Tessera, Inc. High-frequency chip packages
US7176506B2 (en) * 2001-08-28 2007-02-13 Tessera, Inc. High frequency chip packages with connecting elements
US7310039B1 (en) 2001-11-30 2007-12-18 Silicon Laboratories Inc. Surface inductor
US6800944B2 (en) * 2001-12-19 2004-10-05 Texas Instruments Incorporated Power/ground ring substrate for integrated circuits
US6724079B2 (en) * 2002-01-04 2004-04-20 Motorola, Inc. Wire bond-less electronic component for use with an external circuit and method of manufacture
EP1369922B1 (en) * 2002-06-07 2011-03-09 STMicroelectronics Srl Multilayer metal structure of supply rings having large parasitic resistance
DE10228328A1 (de) 2002-06-25 2004-01-22 Epcos Ag Elektronisches Bauelement mit einem Mehrlagensubstrat und Herstellungsverfahren
JP2007019530A (ja) * 2002-07-18 2007-01-25 Hitachi Chem Co Ltd 半導体装置および無線電子装置
US6898846B2 (en) * 2002-08-21 2005-05-31 Potomac Photonics, Inc. Method and components for manufacturing multi-layer modular electrical circuits
US7141883B2 (en) * 2002-10-15 2006-11-28 Silicon Laboratories Inc. Integrated circuit package configuration incorporating shielded circuit element structure
US20040222511A1 (en) * 2002-10-15 2004-11-11 Silicon Laboratories, Inc. Method and apparatus for electromagnetic shielding of a circuit element
US6972965B2 (en) * 2003-02-04 2005-12-06 Intel Corporation Method for integrated high Q inductors in FCGBA packages
US7754537B2 (en) * 2003-02-25 2010-07-13 Tessera, Inc. Manufacture of mountable capped chips
US20040231885A1 (en) * 2003-03-07 2004-11-25 Borland William J. Printed wiring boards having capacitors and methods of making thereof
US7274100B2 (en) * 2003-06-23 2007-09-25 International Rectifier Corporation Battery protection circuit with integrated passive components
JP2007528120A (ja) * 2003-07-03 2007-10-04 テッセラ テクノロジーズ ハンガリー コルラートルト フェレロェセーギュー タールシャシャーグ 集積回路装置をパッケージングする方法及び装置
WO2005008733A2 (en) * 2003-07-14 2005-01-27 Avx Corporation Modular electronic assembly and method of making
US6928726B2 (en) * 2003-07-24 2005-08-16 Motorola, Inc. Circuit board with embedded components and method of manufacture
JP2007516602A (ja) * 2003-09-26 2007-06-21 テッセラ，インコーポレイテッド 流動可能な伝導媒体を含むキャップ付きチップの製造構造および方法
US20050067681A1 (en) * 2003-09-26 2005-03-31 Tessera, Inc. Package having integral lens and wafer-scale fabrication method therefor
US20050139984A1 (en) * 2003-12-19 2005-06-30 Tessera, Inc. Package element and packaged chip having severable electrically conductive ties
US20050189635A1 (en) * 2004-03-01 2005-09-01 Tessera, Inc. Packaged acoustic and electromagnetic transducer chips
US7375411B2 (en) * 2004-06-03 2008-05-20 Silicon Laboratories Inc. Method and structure for forming relatively dense conductive layers
WO2006001505A1 (ja) * 2004-06-25 2006-01-05 Ibiden Co., Ltd. プリント配線板及びその製造方法
US7365428B2 (en) * 2004-10-22 2008-04-29 Intel Corporation Array capacitor with resistive structure
US8143095B2 (en) * 2005-03-22 2012-03-27 Tessera, Inc. Sequential fabrication of vertical conductive interconnects in capped chips
US7286366B2 (en) * 2005-03-24 2007-10-23 Motorola, Inc. Multilayer circuit board with embedded components and method of manufacture
US20060220167A1 (en) * 2005-03-31 2006-10-05 Intel Corporation IC package with prefabricated film capacitor
US7297613B1 (en) 2005-06-09 2007-11-20 The United States Of America As Represented By The National Security Agency Method of fabricating and integrating high quality decoupling capacitors
US20060289976A1 (en) * 2005-06-23 2006-12-28 Intel Corporation Pre-patterned thin film capacitor and method for embedding same in a package substrate
JP2007059878A (ja) * 2005-07-27 2007-03-08 Seiko Epson Corp 半導体装置、及び発振器
US7501924B2 (en) * 2005-09-30 2009-03-10 Silicon Laboratories Inc. Self-shielding inductor
KR20070048330A (ko) * 2005-11-04 2007-05-09 삼성전자주식회사 칩형 전기 소자 및 이를 포함하는 표시 장치
JP2007150202A (ja) * 2005-11-30 2007-06-14 Shinko Electric Ind Co Ltd 実装基板、実装基板の製造方法、および半導体装置の製造方法
US20070138628A1 (en) 2005-12-15 2007-06-21 Lam Ken M Apparatus and method for increasing the quantity of discrete electronic components in an integrated circuit package
US8258599B2 (en) 2005-12-15 2012-09-04 Atmel Corporation Electronics package with an integrated circuit device having post wafer fabrication integrated passive components
US7296735B2 (en) * 2005-12-16 2007-11-20 Ncr Corporation Media thickness sensor assembly
US7852189B2 (en) 2005-12-30 2010-12-14 Intel Corporation Packaged spiral inductor structures, processes of making same, and systems containing same
US20070190747A1 (en) * 2006-01-23 2007-08-16 Tessera Technologies Hungary Kft. Wafer level packaging to lidded chips
US7936062B2 (en) * 2006-01-23 2011-05-03 Tessera Technologies Ireland Limited Wafer level chip packaging
US20080002460A1 (en) * 2006-03-01 2008-01-03 Tessera, Inc. Structure and method of making lidded chips
US8623737B2 (en) * 2006-03-31 2014-01-07 Intel Corporation Sol-gel and mask patterning for thin-film capacitor fabrication, thin-film capacitors fabricated thereby, and systems containing same
US7572709B2 (en) * 2006-06-29 2009-08-11 Intel Corporation Method, apparatus, and system for low temperature deposition and irradiation annealing of thin film capacitor
US7932590B2 (en) * 2006-07-13 2011-04-26 Atmel Corporation Stacked-die electronics package with planar and three-dimensional inductor elements
US7940148B2 (en) * 2006-11-02 2011-05-10 Cts Corporation Ball grid array resonator
US7646255B2 (en) * 2006-11-17 2010-01-12 Cts Corporation Voltage controlled oscillator module with ball grid array resonator
US8604605B2 (en) 2007-01-05 2013-12-10 Invensas Corp. Microelectronic assembly with multi-layer support structure
DE102007020288B4 (de) * 2007-04-30 2013-12-12 Epcos Ag Elektrisches Bauelement
JP4853455B2 (ja) * 2007-10-17 2012-01-11 株式会社デンソー 半導体装置及び半導体装置ユニット
KR100955948B1 (ko) 2007-12-21 2010-05-03 삼성전기주식회사 다중대역 송신단 모듈 및 이의 제조 방법
JP2009231445A (ja) * 2008-03-21 2009-10-08 Toshiba Corp 半導体記憶装置
US9324700B2 (en) * 2008-09-05 2016-04-26 Stats Chippac, Ltd. Semiconductor device and method of forming shielding layer over integrated passive device using conductive channels
US7901984B2 (en) * 2009-02-20 2011-03-08 National Semiconductor Corporation Integrated circuit micro-module
TWI423407B (zh) * 2009-02-20 2014-01-11 Nat Semiconductor Corp 積體電路微模組
US7898068B2 (en) 2009-02-20 2011-03-01 National Semiconductor Corporation Integrated circuit micro-module
US7902661B2 (en) * 2009-02-20 2011-03-08 National Semiconductor Corporation Integrated circuit micro-module
US8187920B2 (en) * 2009-02-20 2012-05-29 Texas Instruments Incorporated Integrated circuit micro-module
US7901981B2 (en) 2009-02-20 2011-03-08 National Semiconductor Corporation Integrated circuit micro-module
US8058934B2 (en) * 2009-06-03 2011-11-15 Qualcomm Incorporated Apparatus and method for frequency generation
US9450556B2 (en) 2009-10-16 2016-09-20 Avx Corporation Thin film surface mount components
JP5352437B2 (ja) * 2009-11-30 2013-11-27 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
FR2961345A1 (fr) * 2010-06-10 2011-12-16 St Microelectronics Tours Sas Circuit integre passif
US8648664B2 (en) 2011-09-30 2014-02-11 Silicon Laboratories Inc. Mutual inductance circuits
US20130146345A1 (en) * 2011-12-12 2013-06-13 Kazuki KAJIHARA Printed wiring board and method for manufacturing the same
US8941212B2 (en) * 2013-02-06 2015-01-27 Taiwan Semiconductor Manufacturing Co., Ltd. Helical spiral inductor between stacking die
US9949381B2 (en) * 2013-07-15 2018-04-17 Stmicroelectronics (Grenoble 2) Sas Electronic device with at least one impedance-compensating inductor and related methods
EP3050098B1 (en) 2013-09-27 2021-05-19 Intel Corporation Die package with superposer substrate for passive components
US20170236790A1 (en) * 2016-02-12 2017-08-17 Semtech Corporation Semiconductor Device on Leadframe with Integrated Passive Component
US11240908B2 (en) * 2018-10-29 2022-02-01 Tdk Corporation Thin film capacitor and circuit board incorporating the same
US11832391B2 (en) 2020-09-30 2023-11-28 Qualcomm Incorporated Terminal connection routing and method the same

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0377360A (ja) * 1989-08-18 1991-04-02 Mitsubishi Electric Corp 半導体装置
JPH05335183A (ja) * 1992-05-28 1993-12-17 Murata Mfg Co Ltd 多層基板を備えた電子部品及びその製造方法
JP2960276B2 (ja) * 1992-07-30 1999-10-06 株式会社東芝 多層配線基板、この基板を用いた半導体装置及び多層配線基板の製造方法
JP3113089B2 (ja) * 1992-09-14 2000-11-27 株式会社東芝 配線基板
EP0613609A1 (en) * 1992-09-24 1994-09-07 Hughes Aircraft Company Dielectric vias within multilayer 3-dimensional structures/substrates
US5351163A (en) 1992-12-30 1994-09-27 Westinghouse Electric Corporation High Q monolithic MIM capacitor
JP3325351B2 (ja) * 1993-08-18 2002-09-17 株式会社東芝 半導体装置
DE69428181T2 (de) * 1993-12-13 2002-06-13 Matsushita Electric Industrial Co., Ltd. Vorrichtung mit Chipgehäuse und Verfahren zu Ihrer Herstellung
JPH07193184A (ja) * 1993-12-27 1995-07-28 Fujitsu Ltd マルチチップモジュールの製造方法及びマルチチップモジュール
GB2288286A (en) * 1994-03-30 1995-10-11 Plessey Semiconductors Ltd Ball grid array arrangement
IL110431A (en) * 1994-07-25 2001-08-08 Microcomponents And Systems Lt A method of manufacturing a composite structure designed for use in electronic assemblies and the structure produced by this method
US5530288A (en) * 1994-10-12 1996-06-25 International Business Machines Corporation Passive interposer including at least one passive electronic component
US5497337A (en) 1994-10-21 1996-03-05 International Business Machines Corporation Method for designing high-Q inductors in silicon technology without expensive metalization
JPH08139269A (ja) * 1994-11-09 1996-05-31 Kyocera Corp 半導体素子収納用パッケージ
US5635761A (en) * 1994-12-14 1997-06-03 International Business Machines, Inc. Internal resistor termination in multi-chip module environments
JP3513333B2 (ja) * 1995-09-29 2004-03-31 キヤノン株式会社 多層プリント配線板およびそれを実装する電子機器
US5726485A (en) * 1996-03-13 1998-03-10 Micron Technology, Inc. Capacitor for a semiconductor device
US5811880A (en) 1996-03-28 1998-09-22 Intel Corporation Design for mounting discrete components inside an integrated circuit package for frequency governing of microprocessors
US5691568A (en) * 1996-05-31 1997-11-25 Lsi Logic Corporation Wire bondable package design with maxium electrical performance and minimum number of layers
US5861647A (en) 1996-10-02 1999-01-19 National Semiconductor Corporation VLSI capacitors and high Q VLSI inductors using metal-filled via plugs
US5805043A (en) 1996-10-02 1998-09-08 Itt Industries, Inc. High Q compact inductors for monolithic integrated circuit applications
US5811868A (en) 1996-12-20 1998-09-22 International Business Machines Corp. Integrated high-performance decoupling capacitor
US5839184A (en) 1997-07-10 1998-11-24 Vlsi Technology, Inc. Method for creating on-package inductors for use with integrated circuits

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1560911B (zh) * 2004-02-23 2010-05-12 威盛电子股份有限公司 电路载板的制造方法
WO2007101364A1 (en) * 2006-03-06 2007-09-13 Intel Corporation Chip-level integrated radio frequency passive devices, methods of making same, and systems containing same
CN101958995A (zh) * 2009-07-17 2011-01-26 富士施乐株式会社 图像读取装置和叠层基片
CN101958995B (zh) * 2009-07-17 2016-04-27 富士施乐株式会社 图像读取装置和叠层基片
CN104520996A (zh) * 2012-04-30 2015-04-15 维斯普瑞公司 可编程部件的混合技术组合件
US9871502B2 (en) 2012-04-30 2018-01-16 Wispry, Inc. Mixed-technology combination of programmable elements
CN104520996B (zh) * 2012-04-30 2018-02-09 维斯普瑞公司 可编程部件的混合技术组合件
CN104979333A (zh) * 2015-07-15 2015-10-14 宜确半导体（苏州）有限公司 一种半导体集成电感
CN113571428A (zh) * 2017-11-23 2021-10-29 华进半导体封装先导技术研发中心有限公司 一种集成被动元件的芯片封装结构及封装方法

Also Published As

Publication number Publication date
NO20014371D0 (no) 2001-09-07
CA2362159A1 (en) 2000-09-14
HK1041557B (zh) 2005-05-27
MY115514A (en) 2003-06-30
JP2002539612A (ja) 2002-11-19
TW475196B (en) 2002-02-01
WO2000054337A1 (en) 2000-09-14
EP1166361A1 (en) 2002-01-02
KR100703642B1 (ko) 2007-04-05
CN1185715C (zh) 2005-01-19
NO20014371L (no) 2001-09-07
EP1166361A4 (en) 2004-07-21
US6218729B1 (en) 2001-04-17
KR20010108329A (ko) 2001-12-07
HK1041557A1 (en) 2002-07-12

Similar Documents

Publication Publication Date Title
CN1185715C (zh) 一种集成电路及其制造方法
US5410107A (en) Multichip module
KR100550480B1 (ko) 다중 계층 어레이 커패시터 및 그 제작 방법
US6200400B1 (en) Method for making high k dielectric material with low k dielectric sheathed signal vias
KR101161971B1 (ko) 다층 회로 기판 및 다층 회로 기판의 제조 방법
US10645798B2 (en) Composite component-embedded circuit board and composite component
US20070217122A1 (en) Capacitor
US6636416B2 (en) Electronic assembly with laterally connected capacitors and manufacturing method
US6872962B1 (en) Radio frequency (RF) filter within multilayered low temperature co-fired ceramic (LTCC) substrate
JP2001177056A (ja) 半導体集積回路装置
US20230402356A1 (en) Interdigital capacitor
US6881895B1 (en) Radio frequency (RF) filter within multilayered low temperature co-fired ceramic (LTCC) substrate
KR101102306B1 (ko) ＬＴＣＣ를 이용한 ＧａＮ 증폭기의 내부 매칭 구조
JP2003283284A (ja) 平面化フィルタ
CN211182199U (zh) 一种滤波器封装结构
US6873228B1 (en) Buried self-resonant bypass capacitors within multilayered low temperature co-fired ceramic (LTCC) substrate
KR20090053584A (ko) 수동 소자가 내장된 다층 인쇄 회로 기판 및 제조 방법
EP0439919A1 (en) Circuit packaging
JP2002246552A (ja) 半導体装置
CN116936533A (zh) 用于rf应用的集成中介层
CN1783486A (zh) 集成有rf性能的多芯片模块

Legal Events

Date Code Title Description
C06 Publication
C10 Entry into substantive examination
PB01 Publication
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee
CP01 Change in the name or title of a patent holder

Address after: California, USA

Patentee after: Atmel Corp.

Address before: California, USA

Patentee before: ATMEL Corp.

C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20050119

Termination date: 20100104