CN1286013A - 制作多层接线板的方法 - Google Patents
制作多层接线板的方法 Download PDFInfo
- Publication number
- CN1286013A CN1286013A CN98812892A CN98812892A CN1286013A CN 1286013 A CN1286013 A CN 1286013A CN 98812892 A CN98812892 A CN 98812892A CN 98812892 A CN98812892 A CN 98812892A CN 1286013 A CN1286013 A CN 1286013A
- Authority
- CN
- China
- Prior art keywords
- layer
- spare
- bullion
- wiring layer
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
- H05K3/062—Etching masks consisting of metals or alloys or metallic inorganic compounds
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4647—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits by applying an insulating layer around previously made via studs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0384—Etch stop layer, i.e. a buried barrier layer for preventing etching of layers under the etch stop layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/072—Electroless plating, e.g. finish plating or initial plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
- H05K2203/0703—Plating
- H05K2203/0733—Method for plating stud vias, i.e. massive vias formed by plating the bottom of a hole without plating on the walls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/244—Finish plating of conductors, especially of copper conductors, e.g. for pads or lands
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Metallurgy (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
Claims (5)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP1998/005192 WO2000030420A1 (fr) | 1998-11-18 | 1998-11-18 | Procede de production de tableaux de connexions |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1286013A true CN1286013A (zh) | 2001-02-28 |
CN1173616C CN1173616C (zh) | 2004-10-27 |
Family
ID=14209428
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB988128926A Expired - Fee Related CN1173616C (zh) | 1998-11-18 | 1998-11-18 | 制作多层接线板的方法 |
Country Status (7)
Country | Link |
---|---|
US (1) | US6527963B1 (zh) |
EP (1) | EP1049364A4 (zh) |
JP (1) | JP3217381B2 (zh) |
KR (1) | KR100343389B1 (zh) |
CN (1) | CN1173616C (zh) |
IL (1) | IL137026A (zh) |
WO (1) | WO2000030420A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100388469C (zh) * | 2004-05-31 | 2008-05-14 | 三洋电机株式会社 | 电路装置及其制造方法 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100652132B1 (ko) * | 2004-07-12 | 2006-11-29 | 곽경숙 | 인쇄 회로 기판 및 이의 제작 방법 |
KR100589253B1 (ko) * | 2005-12-13 | 2006-06-19 | (주)엠케이켐앤텍 | 금속 회로가 도금된 세라믹 보드 및 이의 제조방법 |
JP4887232B2 (ja) * | 2007-07-24 | 2012-02-29 | 日東電工株式会社 | 配線回路基板の製造方法 |
US9129955B2 (en) * | 2009-02-04 | 2015-09-08 | Texas Instruments Incorporated | Semiconductor flip-chip system having oblong connectors and reduced trace pitches |
KR101070098B1 (ko) * | 2009-09-15 | 2011-10-04 | 삼성전기주식회사 | 인쇄회로기판 및 그의 제조 방법 |
KR101089959B1 (ko) | 2009-09-15 | 2011-12-05 | 삼성전기주식회사 | 인쇄회로기판 및 그의 제조 방법 |
JP6543887B2 (ja) * | 2014-02-24 | 2019-07-17 | 日立化成株式会社 | バンプ付き配線基板及びその製造方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0083488A3 (en) * | 1981-12-31 | 1985-11-06 | O'Hara, James Brian | Method of producing printed circuits |
JPS58213451A (ja) | 1982-06-07 | 1983-12-12 | Hitachi Ltd | 多層配線の形成法 |
US4785137A (en) * | 1984-04-30 | 1988-11-15 | Allied Corporation | Novel nickel/indium/other metal alloy for use in the manufacture of electrical contact areas of electrical devices |
US4659587A (en) * | 1984-10-11 | 1987-04-21 | Hitachi, Ltd. | Electroless plating process and process for producing multilayer wiring board |
JPS61121392A (ja) * | 1984-11-19 | 1986-06-09 | 日本電信電話株式会社 | 多層配線の製造方法 |
US4735694A (en) * | 1986-06-18 | 1988-04-05 | Macdermid, Incorporated | Method for manufacture of printed circuit boards |
JPH0710030B2 (ja) * | 1990-05-18 | 1995-02-01 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | 多層配線基板の製造方法 |
JPH05291744A (ja) | 1992-04-10 | 1993-11-05 | Hitachi Chem Co Ltd | 多層配線板の製造法および多層金属層付絶縁基板 |
JPH0621651A (ja) * | 1992-07-03 | 1994-01-28 | Toshiba Corp | 多層配線回路板及びその製造方法 |
US5480048A (en) * | 1992-09-04 | 1996-01-02 | Hitachi, Ltd. | Multilayer wiring board fabricating method |
US5600103A (en) * | 1993-04-16 | 1997-02-04 | Kabushiki Kaisha Toshiba | Circuit devices and fabrication method of the same |
JPH06310857A (ja) * | 1993-04-26 | 1994-11-04 | Hitachi Ltd | 薄膜多層回路とその製造方法 |
JPH06314878A (ja) | 1993-04-30 | 1994-11-08 | Toppan Printing Co Ltd | プリント配線板の製造方法 |
-
1998
- 1998-11-18 EP EP98954732A patent/EP1049364A4/en not_active Withdrawn
- 1998-11-18 JP JP52152899A patent/JP3217381B2/ja not_active Expired - Fee Related
- 1998-11-18 IL IL13702698A patent/IL137026A/en not_active IP Right Cessation
- 1998-11-18 US US09/600,424 patent/US6527963B1/en not_active Expired - Lifetime
- 1998-11-18 WO PCT/JP1998/005192 patent/WO2000030420A1/ja not_active Application Discontinuation
- 1998-11-18 KR KR1020007007796A patent/KR100343389B1/ko not_active IP Right Cessation
- 1998-11-18 CN CNB988128926A patent/CN1173616C/zh not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100388469C (zh) * | 2004-05-31 | 2008-05-14 | 三洋电机株式会社 | 电路装置及其制造方法 |
Also Published As
Publication number | Publication date |
---|---|
US6527963B1 (en) | 2003-03-04 |
CN1173616C (zh) | 2004-10-27 |
IL137026A (en) | 2004-02-19 |
JP3217381B2 (ja) | 2001-10-09 |
IL137026A0 (en) | 2001-06-14 |
KR100343389B1 (ko) | 2002-07-15 |
KR20010034171A (ko) | 2001-04-25 |
EP1049364A4 (en) | 2004-06-09 |
WO2000030420A1 (fr) | 2000-05-25 |
EP1049364A1 (en) | 2000-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2162566B1 (en) | Method of manufacturing multilayer printed wiring boards with holes requiring copper wrap plate | |
US6815126B2 (en) | Printed wiring board with conformally plated circuit traces | |
US7523548B2 (en) | Method for producing a printed circuit board | |
JP5213094B2 (ja) | 導電バイアを誘電体層に埋め込む方法およびプロセス | |
KR100427794B1 (ko) | 다층 배선 기판의 제조 방법 | |
WO1992022684A1 (en) | Methods for manufacture of multilayer circuit boards | |
EP1099361B1 (en) | Improved method for forming conductive traces and printed circuits made thereby | |
KR100756261B1 (ko) | 배선 기판의 제조 방법 | |
US8409982B2 (en) | Method of forming solid blind vias through the dielectric coating on high density interconnect (HDI) substrate materials | |
JPH06275959A (ja) | 多層配線基板とその製造方法および両面プリント配線板の製造方法 | |
CN1173616C (zh) | 制作多层接线板的方法 | |
JPH07106767A (ja) | 多層配線基板およびその製造方法 | |
EP2113038B1 (en) | Multilayer printed wiring boards with copper filled through-holes | |
US6398935B1 (en) | Method for manufacturing pcb's | |
EP0402811B1 (en) | Method of manufacturing printed circuit boards | |
KR20090048358A (ko) | 배선 기판, 회로 기판, 이것들의 제조 방법 | |
JPH0823166A (ja) | 多層配線基板の製造方法 | |
US20030034175A1 (en) | Configurations and methods for improved copper distribution uniformity in printed wiring boards | |
JP2004095768A (ja) | 多層配線基板及びその製造方法 | |
KR20040046626A (ko) | 다층 인쇄 회로 기판을 제조하는 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: ELECTRICITY AGSP CO., LTD. Free format text: FORMER OWNER: CO., LTD. YAMATO INDUSTRIAL Effective date: 20071123 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20071123 Address after: Japan's Nagano Patentee after: Electrochemical AGSP Limited by Share Ltd Address before: Japan's Nagano Patentee before: Daiwa Co., Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: DEUKI KAGAKU KOGYO CO., LTD Free format text: FORMER OWNER: DENKA AGSP KABUSHIKI KAISHA Effective date: 20110504 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: NAGANO PREFECTURE, JAPAN TO: TOKYO, JAPAN |
|
TR01 | Transfer of patent right |
Effective date of registration: 20110504 Address after: Tokyo, Japan Patentee after: Denki Kagaku Kogyo K. K. Address before: Japan's Nagano Patentee before: Electrochemical AGSP Limited by Share Ltd |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20041027 Termination date: 20141118 |
|
EXPY | Termination of patent right or utility model |