CN1267803C - 低功率时钟分配方法 - Google Patents

低功率时钟分配方法 Download PDF

Info

Publication number
CN1267803C
CN1267803C CNB028117735A CN02811773A CN1267803C CN 1267803 C CN1267803 C CN 1267803C CN B028117735 A CNB028117735 A CN B028117735A CN 02811773 A CN02811773 A CN 02811773A CN 1267803 C CN1267803 C CN 1267803C
Authority
CN
China
Prior art keywords
transmission line
clock
signal
length
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CNB028117735A
Other languages
English (en)
Chinese (zh)
Other versions
CN1514966A (zh
Inventor
马越英尚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Interactive Entertainment Inc
Original Assignee
Sony Computer Entertainment Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Computer Entertainment Inc filed Critical Sony Computer Entertainment Inc
Publication of CN1514966A publication Critical patent/CN1514966A/zh
Application granted granted Critical
Publication of CN1267803C publication Critical patent/CN1267803C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
CNB028117735A 2001-06-13 2002-06-12 低功率时钟分配方法 Expired - Lifetime CN1267803C (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US29794001P 2001-06-13 2001-06-13
US60/297,940 2001-06-13
US10/113,052 2002-04-01
US10/113,052 US6667647B2 (en) 2001-06-13 2002-04-01 Low power clock distribution methodology

Publications (2)

Publication Number Publication Date
CN1514966A CN1514966A (zh) 2004-07-21
CN1267803C true CN1267803C (zh) 2006-08-02

Family

ID=26810660

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB028117735A Expired - Lifetime CN1267803C (zh) 2001-06-13 2002-06-12 低功率时钟分配方法

Country Status (6)

Country Link
US (1) US6667647B2 (enExample)
EP (1) EP1395894A4 (enExample)
JP (1) JP4886164B2 (enExample)
KR (1) KR100588802B1 (enExample)
CN (1) CN1267803C (enExample)
WO (1) WO2002101527A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6909127B2 (en) * 2001-06-27 2005-06-21 Intel Corporation Low loss interconnect structure for use in microelectronic circuits
JP4457613B2 (ja) * 2003-09-04 2010-04-28 ソニー株式会社 固体撮像装置
US7446622B2 (en) * 2003-09-05 2008-11-04 Infinera Corporation Transmission line with low dispersive properties and its application in equalization
US7109902B2 (en) * 2004-06-30 2006-09-19 Texas Instruments Incorporated Method and system for sampling a signal
KR100808076B1 (ko) * 2005-09-16 2008-03-03 후지쯔 가부시끼가이샤 클록 분배 회로
US20070229115A1 (en) * 2006-01-25 2007-10-04 International Business Machines Corporation Method and apparatus for correcting duty cycle error in a clock distribution network
EP2932610A4 (en) 2012-09-07 2016-10-05 Univ Virginia Patent Found SMALL POWER TRIGGER SOURCE
US20150033050A1 (en) * 2013-07-25 2015-01-29 Samsung Electronics Co., Ltd Semiconductor integrated circuit and computing device including the same
US11579649B1 (en) 2021-12-30 2023-02-14 Analog Devices, Inc. Apparatus and methods for clock duty cycle correction and deskew

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5934032B2 (ja) * 1980-03-06 1984-08-20 日本原子力事業株式会社 信号伝送線路におけるリンギング防止回路
JP2665517B2 (ja) * 1989-09-29 1997-10-22 株式会社日立製作所 終端回路
JPH03186020A (ja) * 1989-12-15 1991-08-14 Mitsubishi Electric Corp 終端回路
DE69125816T2 (de) * 1991-02-21 1997-10-23 Ibm DÜE und Verfahren zur Bearbeitung von DÜE empfangener Daten zum Einsatz verschiedener Betriebsarten
EP0542321A3 (en) * 1991-09-23 1993-06-09 Schlumberger Technologies, Inc. Method and circuit for controlling voltage reflections on transmission lines
JPH05143535A (ja) * 1991-10-18 1993-06-11 Toshiba Corp 半導体集積回路
JPH06332569A (ja) * 1993-05-26 1994-12-02 Nippon Telegr & Teleph Corp <Ntt> 実時間タイマ一致化装置および一致方法
JP2735034B2 (ja) 1995-06-14 1998-04-02 日本電気株式会社 クロック信号分配回路
US5911063A (en) 1996-07-10 1999-06-08 International Business Machines Corporation Method and apparatus for single phase clock distribution with minimal clock skew
JP3441948B2 (ja) 1997-12-12 2003-09-02 富士通株式会社 半導体集積回路におけるクロック分配回路
JP2000200114A (ja) * 1999-01-07 2000-07-18 Nec Corp クロック分配回路
US6249193B1 (en) * 1999-02-23 2001-06-19 International Business Machines Corporation Termination impedance independent system for impedance matching in high speed input-output chip interfacing

Also Published As

Publication number Publication date
KR100588802B1 (ko) 2006-06-14
JP2005503004A (ja) 2005-01-27
US6667647B2 (en) 2003-12-23
WO2002101527A1 (en) 2002-12-19
CN1514966A (zh) 2004-07-21
EP1395894A4 (en) 2007-04-04
US20020190775A1 (en) 2002-12-19
JP4886164B2 (ja) 2012-02-29
KR20040010710A (ko) 2004-01-31
EP1395894A1 (en) 2004-03-10

Similar Documents

Publication Publication Date Title
CN1267803C (zh) 低功率时钟分配方法
JP5610970B2 (ja) プリント回路板
Kaul et al. Active shields: A new approach to shielding global wires
US7375556B1 (en) Advanced repeater utilizing signal distribution delay
CN1403928A (zh) 存储器
US8446172B2 (en) Apparatus and methods of reducing pre-emphasis voltage jitter
JP2000200114A (ja) クロック分配回路
CN1160855C (zh) 信号线启动速度提高的半导体集成电路及其中提高信号线启动速度的方法
JP3098114B2 (ja) 電磁気放出の少ない集積回路及びそのシステム
El-Moursy et al. Exponentially tapered H-tree clock distribution networks
CN1224278A (zh) 使用cmos负阻抗终端的高频时钟信号分配
CN1489037A (zh) 随机数生成器
US7301364B2 (en) Output buffer circuit and semiconductor device
JP2002043515A (ja) シールド回路および集積回路
JP2005503004A5 (enExample)
CN1208931A (zh) 半导体集成电路
US6919619B2 (en) Actively-shielded signal wires
CN1866234A (zh) 用于互连结构的时钟分布
JP2002094489A (ja) データ伝送回路
CN110913570A (zh) 一种高性能信息处理及接口方法
Khellah et al. A skewed repeater bus architecture for on-chip energy reduction in microprocessors
Zhang et al. High performance on-chip differential signaling using passive compensation for global communication
US6870437B2 (en) Electro-magnetic interference protection circuit and method for a clock buffer
TWI477213B (zh) 換層佈線式差模蛇形延遲線結構
Naeemi et al. Analytical models for coupled distributed RLC lines with ideal and nonideal return paths

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20060802