CN119769194A - 半导体装置、半导体装置的控制方法以及半导体装置的制造方法 - Google Patents

半导体装置、半导体装置的控制方法以及半导体装置的制造方法 Download PDF

Info

Publication number
CN119769194A
CN119769194A CN202280099412.8A CN202280099412A CN119769194A CN 119769194 A CN119769194 A CN 119769194A CN 202280099412 A CN202280099412 A CN 202280099412A CN 119769194 A CN119769194 A CN 119769194A
Authority
CN
China
Prior art keywords
region
main surface
type
semiconductor device
column
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202280099412.8A
Other languages
English (en)
Chinese (zh)
Inventor
玉城朋宏
桥本诚
须藤阳平
出口忠义
河濑光久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Riqingfang Microelectronics Co ltd
Mitsubishi Electric Corp
Original Assignee
Riqingfang Microelectronics Co ltd
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Riqingfang Microelectronics Co ltd, Mitsubishi Electric Corp filed Critical Riqingfang Microelectronics Co ltd
Publication of CN119769194A publication Critical patent/CN119769194A/zh
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66—Vertical DMOS [VDMOS] FETs
    • H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/01—Manufacture or treatment
    • H10D12/031—Manufacture or treatment of IGBTs
    • H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
    • H10D12/038—Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411—Insulated-gate bipolar transistors [IGBT]
    • H10D12/418—Insulated-gate bipolar transistors [IGBT] having a drift region having a doping concentration that is higher at the emitter side relative to other parts of the drift region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411—Insulated-gate bipolar transistors [IGBT]
    • H10D12/441—Vertical IGBTs
    • H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
    • H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
    • H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/01—Manufacture or treatment
    • H10D62/051—Forming charge compensation regions, e.g. superjunctions
    • H10D62/058—Forming charge compensation regions, e.g. superjunctions by using trenches, e.g. implanting into sidewalls of trenches or refilling trenches
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/109—Reduced surface field [RESURF] PN junction structures
    • H10D62/111—Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/149—Source or drain regions of field-effect devices
    • H10D62/151—Source or drain regions of field-effect devices of IGFETs 
    • H10D62/156—Drain regions of DMOS transistors
    • H10D62/157—Impurity concentrations or distributions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411—Insulated-gate bipolar transistors [IGBT]
    • H10D12/417—Insulated-gate bipolar transistors [IGBT] having a drift region having a doping concentration that is higher at the collector side relative to other parts of the drift region

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
CN202280099412.8A 2022-09-05 2022-09-05 半导体装置、半导体装置的控制方法以及半导体装置的制造方法 Pending CN119769194A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2022/033226 WO2024052952A1 (ja) 2022-09-05 2022-09-05 半導体装置、半導体装置の制御方法、および半導体装置の製造方法

Publications (1)

Publication Number Publication Date
CN119769194A true CN119769194A (zh) 2025-04-04

Family

ID=90192347

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202280099412.8A Pending CN119769194A (zh) 2022-09-05 2022-09-05 半导体装置、半导体装置的控制方法以及半导体装置的制造方法

Country Status (4)

Country Link
JP (1) JP7793067B2 (https=)
CN (1) CN119769194A (https=)
DE (1) DE112022007742T5 (https=)
WO (1) WO2024052952A1 (https=)

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4447065B2 (ja) 1999-01-11 2010-04-07 富士電機システムズ株式会社 超接合半導体素子の製造方法
JP2007012858A (ja) * 2005-06-30 2007-01-18 Toshiba Corp 半導体素子及びその製造方法
JP2007300034A (ja) 2006-05-02 2007-11-15 Toshiba Corp 半導体装置及び半導体装置の製造方法
JP2008294109A (ja) 2007-05-23 2008-12-04 Toshiba Corp 半導体装置及び半導体装置の製造方法
US9685506B2 (en) 2015-03-05 2017-06-20 Infineon Technologies Americas Corp. IGBT having an inter-trench superjunction structure
JP2017050423A (ja) * 2015-09-02 2017-03-09 株式会社東芝 半導体装置の製造方法
JP6713885B2 (ja) * 2016-09-09 2020-06-24 ルネサスエレクトロニクス株式会社 半導体装置および半導体装置の製造方法
JP2019054169A (ja) * 2017-09-15 2019-04-04 株式会社東芝 半導体装置
CN111200010B (zh) 2018-11-20 2023-09-29 深圳尚阳通科技股份有限公司 超结器件及其制造方法
CN110212018B (zh) 2019-05-20 2022-08-16 上海华虹宏力半导体制造有限公司 超结结构及超结器件
JP2021057552A (ja) * 2019-10-02 2021-04-08 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
CN112864219B (zh) 2019-11-12 2024-08-27 南通尚阳通集成电路有限公司 超结器件及其制造方法

Also Published As

Publication number Publication date
JP7793067B2 (ja) 2025-12-26
WO2024052952A1 (ja) 2024-03-14
JPWO2024052952A1 (https=) 2024-03-14
DE112022007742T5 (de) 2025-06-18

Similar Documents

Publication Publication Date Title
CN106252396B (zh) 半导体器件及其制造方法
CN107112356B (zh) 具有薄底部射极层并在屏蔽区域和终止环中的渠沟中植入掺杂物的垂直功率电晶体
US9941395B2 (en) Insulated gate semiconductor device and method for manufacturing the same
CN1812121B (zh) 绝缘栅半导体器件及其制造方法
CN111602250B (zh) 具有用于场截止和反向传导的三维背侧结构的igbt器件
CN111952352A (zh) 超结半导体装置及超结半导体装置的制造方法
US11239352B2 (en) Self-aligned and robust IGBT devices
US10297683B2 (en) Method of manufacturing a semiconductor device having two types of gate electrodes
JP2025107491A (ja) 超接合半導体装置
US9224806B2 (en) Edge termination structure with trench isolation regions
JP2005347367A (ja) 半導体装置とその製造方法
JP7793067B2 (ja) 半導体装置、半導体装置の制御方法、および半導体装置の製造方法
JP2013251467A (ja) 半導体装置および半導体装置の製造方法
TWI607563B (zh) With a thin bottom emitter layer and in the trenches in the shielded area and the termination ring Incoming dopant vertical power transistors
US12615792B2 (en) Semiconductor device and method of manufacturing the same
KR20260022269A (ko) 반도체 장치 및 그 제조 방법

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination