JPWO2024052952A1 - - Google Patents
Info
- Publication number
- JPWO2024052952A1 JPWO2024052952A1 JP2024545282A JP2024545282A JPWO2024052952A1 JP WO2024052952 A1 JPWO2024052952 A1 JP WO2024052952A1 JP 2024545282 A JP2024545282 A JP 2024545282A JP 2024545282 A JP2024545282 A JP 2024545282A JP WO2024052952 A1 JPWO2024052952 A1 JP WO2024052952A1
- Authority
- JP
- Japan
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
- H10D12/038—Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/418—Insulated-gate bipolar transistors [IGBT] having a drift region having a doping concentration that is higher at the emitter side relative to other parts of the drift region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
- H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/01—Manufacture or treatment
- H10D62/051—Forming charge compensation regions, e.g. superjunctions
- H10D62/058—Forming charge compensation regions, e.g. superjunctions by using trenches, e.g. implanting into sidewalls of trenches or refilling trenches
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/109—Reduced surface field [RESURF] PN junction structures
- H10D62/111—Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/149—Source or drain regions of field-effect devices
- H10D62/151—Source or drain regions of field-effect devices of IGFETs
- H10D62/156—Drain regions of DMOS transistors
- H10D62/157—Impurity concentrations or distributions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/417—Insulated-gate bipolar transistors [IGBT] having a drift region having a doping concentration that is higher at the collector side relative to other parts of the drift region
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2022/033226 WO2024052952A1 (ja) | 2022-09-05 | 2022-09-05 | 半導体装置、半導体装置の制御方法、および半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2024052952A1 true JPWO2024052952A1 (https=) | 2024-03-14 |
| JPWO2024052952A5 JPWO2024052952A5 (https=) | 2024-12-25 |
| JP7793067B2 JP7793067B2 (ja) | 2025-12-26 |
Family
ID=90192347
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024545282A Active JP7793067B2 (ja) | 2022-09-05 | 2022-09-05 | 半導体装置、半導体装置の制御方法、および半導体装置の製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP7793067B2 (https=) |
| CN (1) | CN119769194A (https=) |
| DE (1) | DE112022007742T5 (https=) |
| WO (1) | WO2024052952A1 (https=) |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000208527A (ja) * | 1999-01-11 | 2000-07-28 | Fuji Electric Co Ltd | 超接合半導体素子の製造方法および超接合半導体素子 |
| JP2007012858A (ja) * | 2005-06-30 | 2007-01-18 | Toshiba Corp | 半導体素子及びその製造方法 |
| JP2007300034A (ja) * | 2006-05-02 | 2007-11-15 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
| JP2008294109A (ja) * | 2007-05-23 | 2008-12-04 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
| US20160260799A1 (en) * | 2015-03-05 | 2016-09-08 | Infineon Technologies Americas Corp. | IGBT Having an Inter-Trench Superjunction Structure |
| JP2017050423A (ja) * | 2015-09-02 | 2017-03-09 | 株式会社東芝 | 半導体装置の製造方法 |
| JP2018041934A (ja) * | 2016-09-09 | 2018-03-15 | ルネサスエレクトロニクス株式会社 | 半導体装置および半導体装置の製造方法 |
| JP2019054169A (ja) * | 2017-09-15 | 2019-04-04 | 株式会社東芝 | 半導体装置 |
| CN110212018A (zh) * | 2019-05-20 | 2019-09-06 | 上海华虹宏力半导体制造有限公司 | 超结结构及超结器件 |
| CN111200010A (zh) * | 2018-11-20 | 2020-05-26 | 深圳尚阳通科技有限公司 | 超结器件及其制造方法 |
| JP2021057552A (ja) * | 2019-10-02 | 2021-04-08 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| CN112864219A (zh) * | 2019-11-12 | 2021-05-28 | 南通尚阳通集成电路有限公司 | 超结器件及其制造方法 |
-
2022
- 2022-09-05 JP JP2024545282A patent/JP7793067B2/ja active Active
- 2022-09-05 CN CN202280099412.8A patent/CN119769194A/zh active Pending
- 2022-09-05 WO PCT/JP2022/033226 patent/WO2024052952A1/ja not_active Ceased
- 2022-09-05 DE DE112022007742.5T patent/DE112022007742T5/de active Pending
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000208527A (ja) * | 1999-01-11 | 2000-07-28 | Fuji Electric Co Ltd | 超接合半導体素子の製造方法および超接合半導体素子 |
| JP2007012858A (ja) * | 2005-06-30 | 2007-01-18 | Toshiba Corp | 半導体素子及びその製造方法 |
| JP2007300034A (ja) * | 2006-05-02 | 2007-11-15 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
| JP2008294109A (ja) * | 2007-05-23 | 2008-12-04 | Toshiba Corp | 半導体装置及び半導体装置の製造方法 |
| US20160260799A1 (en) * | 2015-03-05 | 2016-09-08 | Infineon Technologies Americas Corp. | IGBT Having an Inter-Trench Superjunction Structure |
| JP2017050423A (ja) * | 2015-09-02 | 2017-03-09 | 株式会社東芝 | 半導体装置の製造方法 |
| JP2018041934A (ja) * | 2016-09-09 | 2018-03-15 | ルネサスエレクトロニクス株式会社 | 半導体装置および半導体装置の製造方法 |
| JP2019054169A (ja) * | 2017-09-15 | 2019-04-04 | 株式会社東芝 | 半導体装置 |
| CN111200010A (zh) * | 2018-11-20 | 2020-05-26 | 深圳尚阳通科技有限公司 | 超结器件及其制造方法 |
| CN110212018A (zh) * | 2019-05-20 | 2019-09-06 | 上海华虹宏力半导体制造有限公司 | 超结结构及超结器件 |
| JP2021057552A (ja) * | 2019-10-02 | 2021-04-08 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| CN112864219A (zh) * | 2019-11-12 | 2021-05-28 | 南通尚阳通集成电路有限公司 | 超结器件及其制造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP7793067B2 (ja) | 2025-12-26 |
| WO2024052952A1 (ja) | 2024-03-14 |
| CN119769194A (zh) | 2025-04-04 |
| DE112022007742T5 (de) | 2025-06-18 |
Similar Documents
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20241009 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20241009 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20241016 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20251118 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20251216 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7793067 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |