CN1158700C - 具有自对准的非集成电容器排布的存储器装置 - Google Patents

具有自对准的非集成电容器排布的存储器装置 Download PDF

Info

Publication number
CN1158700C
CN1158700C CNB971983755A CN97198375A CN1158700C CN 1158700 C CN1158700 C CN 1158700C CN B971983755 A CNB971983755 A CN B971983755A CN 97198375 A CN97198375 A CN 97198375A CN 1158700 C CN1158700 C CN 1158700C
Authority
CN
China
Prior art keywords
contact
main surface
memory device
raised
arrangement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB971983755A
Other languages
English (en)
Chinese (zh)
Other versions
CN1231761A (zh
Inventor
W
W·哈特纳
G·欣德勒
-
C·马祖雷-埃斯佩佐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Corp
Original Assignee
Siemens Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Corp filed Critical Siemens Corp
Publication of CN1231761A publication Critical patent/CN1231761A/zh
Application granted granted Critical
Publication of CN1158700C publication Critical patent/CN1158700C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/834Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET] comprising FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B53/00Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0144Manufacturing their gate insulating layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/072Connecting or disconnecting of bump connectors
    • H10W72/07221Aligning
    • H10W72/07227Aligning involving guiding structures, e.g. spacers or supporting members
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/072Connecting or disconnecting of bump connectors
    • H10W72/07231Techniques
    • H10W72/07236Soldering or alloying
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/281Auxiliary members
    • H10W72/285Alignment aids, e.g. alignment marks
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Semiconductor Memories (AREA)
  • Wire Bonding (AREA)
  • Semiconductor Integrated Circuits (AREA)
CNB971983755A 1996-09-30 1997-08-07 具有自对准的非集成电容器排布的存储器装置 Expired - Fee Related CN1158700C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19640213A DE19640213C1 (de) 1996-09-30 1996-09-30 Speicheranordnung mit selbstjustierender nicht integrierter Kondensatoranordnung
DE19640213.1 1996-09-30

Publications (2)

Publication Number Publication Date
CN1231761A CN1231761A (zh) 1999-10-13
CN1158700C true CN1158700C (zh) 2004-07-21

Family

ID=7807379

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB971983755A Expired - Fee Related CN1158700C (zh) 1996-09-30 1997-08-07 具有自对准的非集成电容器排布的存储器装置

Country Status (9)

Country Link
US (1) US6097050A (enExample)
EP (1) EP0931337A1 (enExample)
JP (1) JP3280988B2 (enExample)
KR (1) KR100414237B1 (enExample)
CN (1) CN1158700C (enExample)
DE (1) DE19640213C1 (enExample)
IN (1) IN192035B (enExample)
TW (1) TW369695B (enExample)
WO (1) WO1998014996A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100551607B1 (ko) * 1998-01-19 2006-02-13 시티즌 도케이 가부시키가이샤 반도체 패키지
JP3743891B2 (ja) * 2003-05-09 2006-02-08 松下電器産業株式会社 不揮発性メモリおよびその製造方法
KR100778227B1 (ko) 2006-08-23 2007-11-20 동부일렉트로닉스 주식회사 반도체 소자 및 그 제조방법
KR100852603B1 (ko) * 2006-12-27 2008-08-14 동부일렉트로닉스 주식회사 반도체소자 및 그 제조방법
JP5585167B2 (ja) * 2010-03-30 2014-09-10 富士通株式会社 電子デバイス及び電子デバイスの製造方法
CN116076163A (zh) * 2020-09-29 2023-05-05 华为技术有限公司 三维存储器及其制备方法、电子设备

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4912545A (en) 1987-09-16 1990-03-27 Irvine Sensors Corporation Bonding of aligned conductive bumps on adjacent surfaces
JP2788265B2 (ja) * 1988-07-08 1998-08-20 オリンパス光学工業株式会社 強誘電体メモリ及びその駆動方法,製造方法
DE3824008A1 (de) * 1988-07-15 1990-01-25 Contraves Ag Elektronische schaltung sowie verfahren zu deren herstellung
US5406701A (en) * 1992-10-02 1995-04-18 Irvine Sensors Corporation Fabrication of dense parallel solder bump connections
US5335138A (en) * 1993-02-12 1994-08-02 Micron Semiconductor, Inc. High dielectric constant capacitor and method of manufacture
KR960009074A (ko) * 1994-08-29 1996-03-22 모리시다 요이치 반도체 장치 및 그 제조방법

Also Published As

Publication number Publication date
WO1998014996A1 (de) 1998-04-09
TW369695B (en) 1999-09-11
US6097050A (en) 2000-08-01
JP3280988B2 (ja) 2002-05-13
KR20000048721A (ko) 2000-07-25
EP0931337A1 (de) 1999-07-28
JP2001501370A (ja) 2001-01-30
CN1231761A (zh) 1999-10-13
DE19640213C1 (de) 1998-03-05
IN192035B (enExample) 2004-02-14
KR100414237B1 (ko) 2004-01-13

Similar Documents

Publication Publication Date Title
CN1144290C (zh) 半导体器件及其生产方法
CN1143389C (zh) 存储单元装置及其制造方法
US6297524B1 (en) Multilayer capacitor structure having an array of concentric ring-shaped plates for deep sub-micron CMOS
US6822312B2 (en) Interdigitated multilayer capacitor structure for deep sub-micron CMOS
US6410954B1 (en) Multilayered capacitor structure with alternately connected concentric lines for deep sub-micron CMOS
CN1482671A (zh) 形成铁电存储器胞元的方法
CN1158700C (zh) 具有自对准的非集成电容器排布的存储器装置
CN1411072A (zh) 包含影像随机存取存储器的半导体存储设备
CN1184691C (zh) 半导体存储器件
CN1140927C (zh) 存储单元的制法
CN1187829C (zh) 制造半导体器件的方法
CN1149663C (zh) 制造无势垒半导体存储器装置的方法
CN1273696A (zh) 铁电体存储装置及其制造方法
CN100339998C (zh) 具有连接焊盘的半导体器件及其制造方法
CN100338759C (zh) 形成电容器的方法及电容器
CN1767199A (zh) 动态随机存取存储单元和其阵列、及该阵列的制造方法
CN1160793C (zh) 具有“埋置的极板式电极”的集成半导体存储器装置
CN1139981C (zh) 用于半导体器件的电容器及其制造方法
CN1146017C (zh) 半导体器件及其制造方法
US5783848A (en) Memory cell
US20020000600A1 (en) Semiconductor memory
CN1254866C (zh) 用于制备半导体装置中的电容器的方法
US5744390A (en) Method of fabricating a dram cell with a plurality of vertical extensions
CN1324686C (zh) 半导体元件的制造方法
KR100781866B1 (ko) 반도체 소자의 캐패시터 및 그의 제조 방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20040721

Termination date: 20090907