CN111149195A - 接合时的半导体晶片的加热条件设定方法以及非导电性膜的粘度测量方法以及接合装置 - Google Patents
接合时的半导体晶片的加热条件设定方法以及非导电性膜的粘度测量方法以及接合装置 Download PDFInfo
- Publication number
- CN111149195A CN111149195A CN201880062410.5A CN201880062410A CN111149195A CN 111149195 A CN111149195 A CN 111149195A CN 201880062410 A CN201880062410 A CN 201880062410A CN 111149195 A CN111149195 A CN 111149195A
- Authority
- CN
- China
- Prior art keywords
- temperature
- viscosity
- bonding
- conductive film
- heating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010438 heat treatment Methods 0.000 title claims abstract description 109
- 239000004065 semiconductor Substances 0.000 title claims abstract description 59
- 238000000034 method Methods 0.000 title claims abstract description 40
- 238000010586 diagram Methods 0.000 claims abstract description 17
- 229910052751 metal Inorganic materials 0.000 claims description 28
- 239000002184 metal Substances 0.000 claims description 28
- 239000000758 substrate Substances 0.000 claims description 19
- 238000002844 melting Methods 0.000 claims description 14
- 230000008018 melting Effects 0.000 claims description 14
- 229910045601 alloy Inorganic materials 0.000 claims description 7
- 239000000956 alloy Substances 0.000 claims description 7
- 238000001723 curing Methods 0.000 description 10
- 239000011347 resin Substances 0.000 description 5
- 229920005989 resin Polymers 0.000 description 5
- 238000001029 thermal curing Methods 0.000 description 5
- 238000003825 pressing Methods 0.000 description 4
- 238000012360 testing method Methods 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 238000005259 measurement Methods 0.000 description 2
- 239000000155 melt Substances 0.000 description 2
- 241000309551 Arthraxon hispidus Species 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000691 measurement method Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
- H01L22/26—Acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection, in-situ thickness measurement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
- H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/75301—Bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/757—Means for aligning
- H01L2224/75743—Suction holding means
- H01L2224/75744—Suction holding means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/759—Means for monitoring the connection process
- H01L2224/7592—Load or pressure adjusting means, e.g. sensors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81053—Bonding environment
- H01L2224/81091—Under pressure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81053—Bonding environment
- H01L2224/81095—Temperature settings
- H01L2224/81096—Transient conditions
- H01L2224/81097—Heating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83053—Bonding environment
- H01L2224/83091—Under pressure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83053—Bonding environment
- H01L2224/83095—Temperature settings
- H01L2224/83096—Transient conditions
- H01L2224/83097—Heating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/832—Applying energy for connecting
- H01L2224/83201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
- H01L2224/83862—Heat curing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83908—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving monitoring, e.g. feedback loop
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
Abstract
一种使用NCF接合半导体芯片时的半导体芯片的加热条件设定方法,其根据表示各种温度上升率中的NCF的相对于温度的粘度的变化的粘度特性图、及表示以同一个温度上升率使加热开始温度变化时的NCF的相对于温度的粘度的变化的加热开始温度特性图,设定加热开始温度与温度上升率。
Description
技术领域
本发明涉及一种接合时的半导体芯片的加热条件设定方法以及使用接合装置的非导电性膜的粘度测量方法及接合装置的结构。
背景技术
已提出有一种上下夹入对半导体芯片进行树脂密封时的树脂来进行加热而使其加热熔融,并检测此时的树脂的扩展,由此测量树脂的粘度的方法(例如,参照专利文献1)。
另外,已知有一种根据利用平行平板夹入圆柱状的试样并施加了负荷时的厚度的变化来测量试样的粘度的方法(参照非专利文献1)
现有技术文献
专利文献
专利文献1:日本专利特开2008-145273号公报
非专利文献
非专利文献1:白石裕等,《利用贯入法、平行板变形-旋转法的组合的广域粘度计的开发》,日本金属学会志第60卷第2号(1996),184页~191页
发明内容
发明所要解决的问题
此外,正在采用使在电极上形成有金属凸块的半导体芯片反转,并使金属凸块熔融而与基板的电极之间形成合金,由此将半导体芯片接合于基板的倒装芯片接合(flipchip bonding)。在所述接合中,为了填充半导体芯片与基板之间的间隙而使用热硬化性的非传导性膜(以下,称为非导电性膜(Non-Conductive Film,NCF))。NCF粘附于半导体芯片的金属凸块上,当对半导体芯片进行了加热时,在金属凸块熔融之前软化并进入半导体芯片与基板之间,若进一步提高温度,则开始热硬化。而且,在NCF开始热硬化后,金属凸块熔融而与基板的电极之间形成合金,由此将半导体芯片接合于基板。
然而,根据NCF的种类,存在加热时的硬化延迟,在NCF为软化状态下开始金属凸块的熔融的情况。在此情况下,因已软化的NCF的流动,而存在已熔融的金属凸块被冲走,将半导体芯片与基板接合的合金的形状歪曲,无法将半导体芯片与基板适宜地接合的情况。
因此,为了进行适宜的接合,重要的是知道相对于温度的NCF的粘度的变化特性。但是,相对于温度的NCF的粘度的变化特性因NCF的加热速度、加热开始温度等各种因素而大幅度变化。因此,必须使NCF的加热速度、加热开始温度等各种参数变化来进行接合试验,从而决定接合时的半导体芯片的加热条件,存在接合的条件设定花费时间这一问题。
因此,本发明将可在短时间内设定接合时的加热条件作为目的。
解决问题的技术手段
本发明的加热条件设定方法是使用非导电性膜接合半导体芯片时的半导体芯片的加热条件设定方法,其特征在于:根据粘度特性图及加热开始温度特性图的任一者或两者,设定加热开始温度与温度上升率,所述粘度特性图表示各种温度上升率中的非导电性膜的相对于温度的粘度的变化,所述加热开始温度特性图表示以同一个温度上升率使加热开始温度变化时的非导电性膜的相对于温度的粘度的变化。
在本发明的加热条件设定方法中,接合是使形成于半导体芯片的金属凸块熔融而与基板或其它半导体芯片的电极之间形成合金,由此将半导体芯片接合于基板或其它半导体芯片,并使非导电性膜热硬化来填充半导体芯片与基板或其它半导体芯片之间的间隙者,且加热开始温度与温度上升率的设定也可设为选择在比金属凸块的熔融开始温度低的温度下非导电性膜的粘度变成硬化粘度以上的加热开始温度与温度上升率的组合。
在本发明的加热条件设定方法中,粘度特性图也可为如下者:在将非导电性膜夹入接合平台与接合工具之间并以固定的负荷进行了按压的状态下,一面以各种温度上升率使非导电性膜的温度上升,一面测量接合工具的下降量,根据接合工具的下降量算出非导电性膜的粘度,并作为各种温度上升率中的非导电性膜的相对于温度的粘度的变化特性而输出。
在本发明的加热条件设定方法中,加热开始温度特性图也可为如下者:在将非导电性膜夹入接合平台与接合工具之间并以固定的负荷进行了按压的状态下,一面以同一个温度上升率使非导电性膜的温度自各种加热开始温度上升,一面测量接合工具的下降量,根据接合工具的下降量算出非导电性膜的粘度,并作为以同一个温度上升率使加热开始温度变化时的非导电性膜的相对于温度的粘度的变化特性而输出。
在本发明的加热条件设定方法中,也可根据经设定的加热开始温度与温度上升率,设定对于对半导体芯片进行加热的加热器的温度指令。
由此,本发明的加热条件设定方法可在短时间内设定接合时的加热条件。
本发明的粘度测量方法是使用接合装置的非导电性膜的粘度测量方法,其特征在于:在将非导电性膜夹入接合平台与接合工具之间并以固定的负荷进行了按压的状态下,一面以规定的温度上升率使非导电性膜的温度上升,一面测量接合工具的下降量,且根据接合工具的下降量算出非导电性膜的粘度。
本发明的接合装置的特征在于包括:接合平台,载置非导电性膜;接合工具,与接合平台一同夹入非导电性膜;接合头,在上下方向上驱动接合工具;加热器,内置于接合头;以及控制部,调整接合头的高度与加热器的输出,控制部在使接合头下降并以固定的负荷对非导电性膜进行了按压的状态下,一面通过加热器以规定的温度上升率使非导电性膜的温度上升,一面测量接合工具的下降量,且根据接合工具的下降量算出非导电性膜的粘度。
由此,可利用接合装置简便地测量非导电性膜的粘度。
发明的效果
本发明可在短时间内设定接合时的加热条件。
附图说明
图1是表示本发明的实施方式中的半导体芯片的加热条件设定方法的流程图。
图2是表示利用接合装置进行非导电性膜(NCF)的粘度测量的状态的说明图。
图3是粘度特性图的一例。
图4是加热开始温度特性图的一例。
图5是表示根据所选择的加热开始温度与温度上升率的NCF的温度的时间变化与加热器温度指令值的图表。
图6是表示以图5中所设定的加热器温度指令值进行了接合时的半导体芯片、NCF的温度的时间变化与NCF的粘度的时间变化的图表。
具体实施方式
以下,一面参照附图,一面对实施方式的加热条件设定方法进行说明。如图1所示,实施方式的加热条件设定方法包括:图1的步骤S101中所示的粘度特性图生成步骤,图1的步骤S102中所示的加热开始温度特性图生成步骤,图1的步骤S103中所示的加热开始温度、温度上升率选择步骤,及图1的步骤S104中所示的加热器温度指令设定步骤。
首先一面参照图2、3,一面对粘度特性图生成步骤进行说明。如图2所示,NCF 40的粘度的测量是使用接合装置100来进行。
如图2所示,接合装置100包括:接合平台10,将半导体芯片32真空吸附于表面;接合工具24,真空吸附半导体芯片31;接合头20;以及控制部90。接合头20包括:底座21;加热块22,安装于底座21;以及驱动部25,在上下方向上驱动底座21。接合工具24通过真空吸附而固定于加热块22。在接合平台10内置有对半导体芯片32进行加热的加热器12,在加热块22内置有对半导体芯片31进行加热的加热器23。在加热器12、加热器23连接有调整朝加热器12、加热器23的供给电力的控制器14、控制器26。控制部90是在内部包括中央处理器(Central Processing Unit,CPU)与存储器的计算机。
接合头20的驱动部25根据控制部90的指令而在上下方向上驱动接合工具24,并且将接合工具24的高度与接合工具24的按压负荷F输出至控制部90。在加热块22安装有检测加热块22的温度的温度传感器91。另外,在接合装置100安装有检测NCF 40的温度的温度传感器92。温度传感器92例如也可为非接触式的温度检测器。温度传感器91、温度传感器92所获取的温度数据被输入至控制部90。
如图2所示,将半导体芯片32真空吸附于接合平台10上,并将厚度为H的NCF 40载置于半导体芯片32上。另外,使半导体芯片31真空吸附于接合工具24的表面。而且,控制部90使接合头20下降来使半导体芯片31抵接于NCF 40上,而将NCF 40夹入半导体芯片31、半导体芯片32之间。由此,NCF 40经由半导体芯片31、半导体芯片32而夹入接合平台10与接合工具24之间。然后,控制部90使接合头20略微下降,而以固定的按压负荷F按压NCF。此时,接合平台10的温度为温度TB,半导体芯片31的温度为温度T0。
控制部90一面通过驱动部25以按压负荷F变成固定的方式进行调整,一面调节控制器26来增加朝加热器23的通电电力,而使NCF 40的温度以规定的温度上升率上升。若NCF40的温度上升,则NCF 40软化且高度H减少,接合工具24下降。控制部90通过接合头20的下降量来检测高度H的变化。
此处,若将施加至NCF 40的按压负荷设为F(N),将NCF 40的厚度设为H(m),将时间设为t(sec),将试样的NCF 40的体积设为Q(m3),则NCF 40的粘度V(Pa·S)可通过下式来算出(例如,参照非专利文献1)。
V=2*π*F*H5/3*Q*(-dH/dt)(2*π*H3+Q)----(式1)
控制部90将温度上升率设为A(℃/s),使NCF 40的温度自T0起上升,每当接合工具24的高度减少时通过(式1)来算出NCF 40的粘度V。于是,可获得如图3的实线a所示的特性曲线。如图3的实线a所示,若温度上升,则NCF 40软化且粘度V降低至硬化粘度VS以下为止。若自此进一步提高温度,则NCF 40的热硬化开始,在温度T1下超过硬化粘度VS。其后,NCF40的粘度通过热硬化而急速地上升。
若将温度上升率设为比A(℃/s)大的B(℃/s),并进行相同的试验,则如点划线b所示,NCF 40因温度的上升而软化后,通过热硬化而在温度T2(T2>T1)下超过硬化粘度VS,其后,粘度V急速地上升。同样地,在温度上升率为C(℃/s)(C>B)的情况下,如双点划线c所示,NCF 40通过热硬化而在温度T3(T3>T2)下超过硬化粘度VS,在温度上升率为D(℃/s)(D>C)的情况下,如圆圈划线d所示,在温度T4(T4>T3)下超过硬化粘度VS。
如此,若对NCF 40进行加热,则温度上升率变得越大,粘度V通过热硬化而超过硬化粘度VS的温度变得越高。
粘度特性图50是将如图3中所示的实线a、点划线b、双点划线c、圆圈划线d那样,表示各种温度上升率中的非导电性膜的相对于温度的粘度V的变化特性的线汇集于一个图表中而成的图。图3的温度TW表示金属凸块,例如焊料金属凸块的熔融开始温度。其后对此进行说明。
继而,一面参照图4,一面对加热开始温度特性图60进行说明。NCF 40的粘度测量方法与之前说明的粘度特性图的生成的情况相同,因此省略说明。
图4表示加热开始温度特性图60的一例。图4中所示的双点划线c与之前说明的图3的双点划线c相同,表示加热开始温度为T0,温度上升率为C(℃/s)时的相对于NCF 40的温度的NCF 40的粘度V的变化。图4中所示的三角划线c1表示加热开始温度为T01(T01>T0),温度上升率为与双点划线c相同的C(℃/s)时的相对于NCF 40的温度的NCF 40的粘度V的变化。另外,图4中所示的×划线c2表示加热开始温度为T02(T02>T01),温度上升率为与双点划线c相同的C(℃/s)时的相对于NCF 40的温度的NCF 40的粘度V的变化。
如图4所示,加热开始温度变得越高,粘度V超过硬化粘度VS的温度变得越低。如此,加热开始温度特性图是将如图4中所示的双点划线c、三角划线c1、×划线c2那样,表示以同一个温度上升率使加热开始温度变化时的非导电性膜的相对于温度的粘度的变化特性的线汇集于一个图表中而成的图。
继而,对图1的步骤S103中所示的加热开始温度、温度上升率的选择进行说明。
当进行使形成于半导体芯片31的金属凸块熔融而与基板的电极之间形成合金,由此将半导体芯片31接合于基板,并使NCF 40热硬化来填充半导体芯片31与基板之间的间隙的接合时,重要的是在金属凸块熔融之前NCF 40软化并进入半导体芯片31与基板之间,在NCF 40开始热硬化后金属凸块熔融而与基板的电极之间形成合金。因此,加热开始温度与温度上升率必须设为在比金属凸块的熔融开始温度TW低的温度下NCF 40的粘度V变成硬化粘度VS以上的加热开始温度与温度上升率的组合。
首先,对使用图3中所示的粘度特性图50选择加热开始温度与温度上升率的组合的情况进行说明。图4的TW是金属凸块的熔融开始温度。在加热开始温度为T0的情况下,且温度上升率为A(℃/s)、B(℃/s)的情况下,如实线a、点划线b所示,在比金属凸块的熔融开始温度TW低的温度T01、T02下NCF 40的粘度V变成硬化粘度VS以上,因此加热开始温度T0,温度上升率A、温度上升率B是可采用的组合。另一方面,在温度上升率为(℃/s)、D(℃/s)的情况下,如双点划线c、圆圈划线d所示,若温度不变得比金属凸块的熔融开始温度TW高,则NCF 40的粘度V不变成硬化粘度VS以上。因此,金属凸块的熔融状态与NCF的流动状态重叠,已熔融的金属凸块因NCF 40的流动而自电极上流动,无法进行适宜的接合。因此,加热开始温度T0,温度上升率C、温度上升率D是无法采用的组合。
此处,温度上升率越高,越可缩短接合的任务时间,因此选择可采用的加热开始温度与温度上升率的组合之中,温度上升率大的组合。
即,自图4的粘度特性图中,选择在比金属凸块的熔融开始温度TW低的温度下粘度V变成硬化粘度VS以上的加热开始温度与温度上升率的组合,其中,选择温度上升率t02最高的组合作为加热条件。
另外,以温度上升率更大的C(℃/s)进行接合时的加热条件参照图4中所示的加热开始温度特性图60,选择作为在比金属凸块的熔融开始温度TW低的温度下粘度V变成硬化粘度VS以上的加热开始温度与温度上升率的组合的加热开始温度为T02、温度上升率为C(℃/s)的组合作为加热条件。
在以上的说明中,根据图4中所示的加热开始温度特性图60中记载的线选择加热条件,但并不限定于此,例如也可对三角划线c1与×划线c2进行内插来将加热开始温度设定成比T02略低的温度。
如以上所说明那样,实施方式的加热条件设定方法无需以许多加热条件进行试验接合,因此可在短时间内进行加热条件的设定。
继而,如图1的步骤S104所示,对根据所选择的加热开始温度与温度上升率,设定加热器23的温度指令的步骤进行说明。
图5(a)是表示加热开始温度为T02,温度上升率为C(℃/s)时的半导体芯片31或NCF 40的相对于时间的温度上升的曲线。在对于加热器23的温度指令与半导体芯片31或NCF 40的温度上升之间存在时间延迟。所述时间延迟通过事先进行的试验等而先进行数值模型的构成、参数设定。然后,使用所述设定参数与数值模型,如图5(b)那样生成对于加热器23的温度指令,所述对于加热器23的温度指令是如变成如图5(a)的温度变化那样的温度指令。而且,在接合时,以图5(b)中所示的温度指令控制加热器23。其结果,如图6所示,可变成如NCF 40的粘度V刚到达硬化粘度VS之后金属凸块熔融那样的有效率的接合条件。如此,根据本实施方式的加热条件设定方法,可在短时间内进行接合条件的设定。
以上的说明是对使用粘度特性图50选择加热开始温度与温度上升率的组合的情况、根据加热开始温度特性图60中记载的线选择加热条件的情况进行了说明,但并不限定于如所述那样使用任一个图选择加热开始温度与温度上升率的组合,也可使用两个图选择加热开始温度与温度上升率的组合。
符号的说明
10:接合平台
12:加热器
14、26:控制器
20:接合头
21:底座
22:加热块
23:加热器
24:接合工具
25:驱动部
31、32:半导体芯片
50:粘度特性图
60:加热开始温度特性图
90:控制部
91、92:温度传感器
100:接合装置
Claims (9)
1.一种加热条件设定方法,是使用非导电性膜接合半导体晶片时的半导体晶片的加热条件设定方法,其特征在于,
根据粘度特性图及加热开始温度特性图的任一者或两者,设定加热开始温度与温度上升率,所述粘度特性图表示各种温度上升率中的非导电性膜的相对于温度的粘度的变化,所述加热开始温度特性图表示以同一个温度上升率使加热开始温度变化时的非导电性膜的相对于温度的粘度的变化。
2.根据权利要求1所述的加热条件设定方法,其特征在于,
接合是使形成于半导体晶片的金属凸块熔融而与基板或其它半导体晶片的电极之间形成合金,由此将半导体晶片接合于基板或其它半导体晶片上,并使非导电性膜热硬化来填充半导体晶片与基板或其它半导体晶片之间的间隙者,且
加热开始温度与温度上升率的设定选择在比金属凸块的熔融开始温度低的温度下非导电性膜的粘度变成硬化粘度以上的加热开始温度与温度上升率的组合。
3.根据权利要求1或2所述的加热条件设定方法,其中
粘度特性图是如下者:在将非导电性膜夹入接合平台与接合工具之间并以固定的负荷进行了按压的状态下,一面以各种温度上升率使非导电性膜的温度上升,一面测量接合工具的下降量,根据接合工具的下降量算出非导电性膜的粘度,并作为各种温度上升率中的非导电性膜的相对于温度的粘度的变化特性而输出。
4.根据权利要求1或2所述的加热条件设定方法,其中
加热开始温度特性图是如下者:在将非导电性膜夹入接合平台与接合工具之间并以固定的负荷进行了按压的状态下,一面以同一个温度上升率使非导电性膜的温度自各种加热开始温度上升,一面测量接合工具的下降量,根据接合工具的下降量算出非导电性膜的粘度,并作为以同一个温度上升率使加热开始温度变化时的非导电性膜的相对于温度的粘度的变化特性而输出。
5.根据权利要求1或2所述的加热条件设定方法,其中
根据经设定的加热开始温度与温度上升率,设定对于对半导体晶片进行加热的加热器的温度指令。
6.根据权利要求3所述的加热条件设定方法,其中
根据经设定的加热开始温度与温度上升率,设定对于对半导体晶片进行加热的加热器的温度指令。
7.根据权利要求4所述的加热条件设定方法,其中
根据经设定的加热开始温度与温度上升率,设定对于对半导体晶片进行加热的加热器的温度指令。
8.一种非导电性膜的粘度测量方法,是使用接合装置的非导电性膜的粘度测量方法,
在将非导电性膜夹入接合平台与接合工具之间并以固定的负荷进行了按压的状态下,一面以规定的温度上升率使非导电性膜的温度上升,一面测量接合工具的下降量,且
根据接合工具的下降量算出非导电性膜的粘度。
9.一种接合装置,其特征在于,包括:
接合平台,载置非导电性膜;
接合工具,与所述接合平台一同夹住所述非导电性膜;
接合头,在上下方向上驱动所述接合工具;
加热器,内置于所述接合头;以及
控制部,调整所述接合头的高度与所述加热器的输出,
所述控制部在使所述接合头下降并以固定的负荷对所述非导电性膜进行了按压的状态下,一面通过所述加热器以规定的温度上升率使所述非导电性膜的温度上升,一面测量所述接合工具的下降量,且
根据所述接合工具的下降量算出所述非导电性膜的粘度。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017187921 | 2017-09-28 | ||
JP2017-187921 | 2017-09-28 | ||
PCT/JP2018/034203 WO2019065309A1 (ja) | 2017-09-28 | 2018-09-14 | ボンディングの際の半導体チップの加熱条件設定方法及び非導電性フィルムの粘度測定方法ならびにボンディング装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN111149195A true CN111149195A (zh) | 2020-05-12 |
Family
ID=65901291
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201880062410.5A Pending CN111149195A (zh) | 2017-09-28 | 2018-09-14 | 接合时的半导体晶片的加热条件设定方法以及非导电性膜的粘度测量方法以及接合装置 |
Country Status (7)
Country | Link |
---|---|
US (1) | US11201132B2 (zh) |
JP (1) | JP7008348B2 (zh) |
KR (1) | KR102353013B1 (zh) |
CN (1) | CN111149195A (zh) |
SG (1) | SG11202003747YA (zh) |
TW (1) | TWI705120B (zh) |
WO (1) | WO2019065309A1 (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020119983A (ja) * | 2019-01-23 | 2020-08-06 | トヨタ自動車株式会社 | 半導体素子接合装置、及び半導体素子接合方法 |
JP7287647B2 (ja) * | 2019-03-05 | 2023-06-06 | 株式会社新川 | 接合条件評価装置 |
JP7253780B2 (ja) * | 2019-03-11 | 2023-04-07 | 株式会社新川 | 接合材料の化学的特性を抽出する装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008145273A (ja) * | 2006-12-11 | 2008-06-26 | Fujitsu Ltd | 樹脂粘度測定装置及び樹脂粘度測定方法 |
JP2014237843A (ja) * | 2014-08-08 | 2014-12-18 | 日立化成株式会社 | フィルム状接着剤およびこれを用いた半導体装置の製造方法 |
JP2015056500A (ja) * | 2013-09-11 | 2015-03-23 | デクセリアルズ株式会社 | アンダーフィル材、及びこれを用いた半導体装置の製造方法 |
WO2016056619A1 (ja) * | 2014-10-10 | 2016-04-14 | ナミックス株式会社 | 熱硬化性樹脂組成物及びその製造方法 |
JP2016201418A (ja) * | 2015-04-08 | 2016-12-01 | 積水化学工業株式会社 | 半導体接合用接着フィルム及び半導体装置の製造方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6457400B2 (ja) * | 2013-11-26 | 2019-01-23 | 東レエンジニアリング株式会社 | 実装装置および実装方法 |
CN105849879A (zh) * | 2013-12-26 | 2016-08-10 | 日东电工株式会社 | 半导体装置的制造方法和热固性树脂片 |
-
2018
- 2018-09-14 WO PCT/JP2018/034203 patent/WO2019065309A1/ja active Application Filing
- 2018-09-14 JP JP2019544590A patent/JP7008348B2/ja active Active
- 2018-09-14 US US16/651,334 patent/US11201132B2/en active Active
- 2018-09-14 SG SG11202003747YA patent/SG11202003747YA/en unknown
- 2018-09-14 CN CN201880062410.5A patent/CN111149195A/zh active Pending
- 2018-09-14 KR KR1020207011353A patent/KR102353013B1/ko active IP Right Grant
- 2018-09-26 TW TW107133700A patent/TWI705120B/zh active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008145273A (ja) * | 2006-12-11 | 2008-06-26 | Fujitsu Ltd | 樹脂粘度測定装置及び樹脂粘度測定方法 |
JP2015056500A (ja) * | 2013-09-11 | 2015-03-23 | デクセリアルズ株式会社 | アンダーフィル材、及びこれを用いた半導体装置の製造方法 |
JP2014237843A (ja) * | 2014-08-08 | 2014-12-18 | 日立化成株式会社 | フィルム状接着剤およびこれを用いた半導体装置の製造方法 |
WO2016056619A1 (ja) * | 2014-10-10 | 2016-04-14 | ナミックス株式会社 | 熱硬化性樹脂組成物及びその製造方法 |
JP2016201418A (ja) * | 2015-04-08 | 2016-12-01 | 積水化学工業株式会社 | 半導体接合用接着フィルム及び半導体装置の製造方法 |
Non-Patent Citations (1)
Title |
---|
白石裕等: ""利用贯入法、平行板变形-旋转法的组合的广域粘度计的开发"" * |
Also Published As
Publication number | Publication date |
---|---|
US20200286854A1 (en) | 2020-09-10 |
TW201922996A (zh) | 2019-06-16 |
JPWO2019065309A1 (ja) | 2020-06-18 |
KR20200059255A (ko) | 2020-05-28 |
US11201132B2 (en) | 2021-12-14 |
WO2019065309A1 (ja) | 2019-04-04 |
SG11202003747YA (en) | 2020-05-28 |
TWI705120B (zh) | 2020-09-21 |
KR102353013B1 (ko) | 2022-01-20 |
JP7008348B2 (ja) | 2022-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI648799B (zh) | 用於接合半導體元件的接合機的操作方法及接合機 | |
CN111149195A (zh) | 接合时的半导体晶片的加热条件设定方法以及非导电性膜的粘度测量方法以及接合装置 | |
CN102918936B (zh) | 电子器件安装装置及其方法 | |
US9780066B2 (en) | Thermocompression bonding systems and methods of operating the same | |
JP6119125B2 (ja) | 半導体試験装置および半導体試験方法 | |
TWI580510B (zh) | Installation method and installation device | |
JP5964520B2 (ja) | 電子部品接合装置および電子部品接合方法 | |
CN116579189A (zh) | Igbt功率模块寿命预测方法及装置 | |
JP5003590B2 (ja) | 電子部品の製造装置及びその製造方法 | |
JP7287647B2 (ja) | 接合条件評価装置 | |
Shin et al. | A study on warpage and reflow profile for extreme extension of mass reflow bonding | |
WO2015045997A1 (ja) | 実装装置および実装方法 | |
JPH09153522A (ja) | ボンディング装置およびボンディング方法 | |
KR101831389B1 (ko) | 실장장치 및 실장방법 | |
Nakamura et al. | Dynamic characteristics evaluation on NCF under challenging conditions and its application | |
KR101231192B1 (ko) | 와이어 본딩 모니터링 장치, 와이어 본딩 장비 및 와이어볼의 본딩 높이 값 모니터링 방법 | |
JP7253780B2 (ja) | 接合材料の化学的特性を抽出する装置 | |
JP7320886B2 (ja) | 半導体装置の製造装置および製造方法 | |
CN109923652A (zh) | 导线接合装置 | |
JP4732894B2 (ja) | ボンディング方法及びボンディング装置 | |
CN104458788A (zh) | 半导体装置的检查方法以及半导体装置的检查装置 | |
JP4924480B2 (ja) | 半導体装置の製造方法および装置 | |
Liu et al. | Ultrasonic Thick Wire Bonding Process Simulation and Validation for Silicon Carbide Power Devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20200512 |