CN107768386A - Tft阵列基板及其制作方法以及液晶显示面板 - Google Patents

Tft阵列基板及其制作方法以及液晶显示面板 Download PDF

Info

Publication number
CN107768386A
CN107768386A CN201711140867.7A CN201711140867A CN107768386A CN 107768386 A CN107768386 A CN 107768386A CN 201711140867 A CN201711140867 A CN 201711140867A CN 107768386 A CN107768386 A CN 107768386A
Authority
CN
China
Prior art keywords
silica
grid
layer
drain electrode
based nanowire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201711140867.7A
Other languages
English (en)
Other versions
CN107768386B (zh
Inventor
徐洪远
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to CN201711140867.7A priority Critical patent/CN107768386B/zh
Priority to US15/743,976 priority patent/US10877340B2/en
Priority to PCT/CN2017/117148 priority patent/WO2019095493A1/zh
Publication of CN107768386A publication Critical patent/CN107768386A/zh
Application granted granted Critical
Publication of CN107768386B publication Critical patent/CN107768386B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136227Through-hole connection of the pixel electrode to the active element through an insulation layer
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/12Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
    • G02F2201/123Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode pixel
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2203/00Function characteristic
    • G02F2203/01Function characteristic transmissive

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Manufacturing & Machinery (AREA)
  • Liquid Crystal (AREA)
  • Ceramic Engineering (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明提供一种TFT阵列基板及其制作方法以及液晶面板。该TFT阵列基板以可透光的硅基纳米线来作为TFT的半导体层,设置TFT的栅极由透明材料构成,像素电极遮盖住所述TFT所占据的区域,那么背光源发出的光线能够透过整个TFT与像素电极,所以TFT所占据的那部分像素区域亦透光,能够大幅提高像素开口率,提升高PPI液晶显示面板的透光率,改善高PPI液晶显示面板的显示效果。

Description

TFT阵列基板及其制作方法以及液晶显示面板
技术领域
本发明涉及显示技术领域,尤其涉及一种TFT阵列基板及其制作方法以及液晶面板。
背景技术
在显示技术领域,以液晶显示器(Liquid Crystal Display,LCD)为代表的平板显示器已经逐步取代了CRT显示器。
平板显示器主要分为主动发光型和非主动发光型两大类:主动发光型平板显示器是利用电压信号来调制各发光点即子像素的亮度和颜色,进行直接显示;非主动发光型平板显示器本身不发光,而是利用电压信号控制专用光源在每个发光点即子像素上的透过亮度,达到显示的目的。
LCD便是一种被广泛应用地非主动发光型平板显示器,其包括液晶显示面板及背光模组;液晶显示面板又包括薄膜晶体管阵列基板(Thin Film Transistor ArraySubstrate,简称TFT阵列基板)、一彩膜基板(Color Filter,CF)以及一配置于两基板间的液晶层(Liquid Crystal Layer)。LCD通过液晶开关调制背光源的光场强度来实现画面显示。其中,TFT阵列基板上设置有呈矩阵式排布的多个薄膜晶体管TFT,一个TFT对应位于一个子像素区域内。在现有技术中,TFT通常是不透明的,会影响到像素的开口率。
随着增强现实(Augmented Reality,AR)、虚拟现实(Virtual Reality,VR)等新兴产品的开发和流行,要求液晶显示面板具有超高的像素密度(Pixels Per Inch,PPI)。对于液晶显示面板来说,随着PPI的逐步增高,TFT在单个子像素区域内所占据的面积相对于单个子像素面积的比例越来越大;换句话说,在高PPI的液晶显示面板中,相当大一部分的像素开口率会被TFT牺牲掉,造成高PPI液晶显示面板的透光率较低,显示效果较差。
发明内容
本发明的目的在于提供一种TFT阵列基板,能够使TFT所占据的那部分像素区域透光,提高像素开口率,提升高PPI液晶显示面板的透光率,改善高PPI液晶显示面板的显示效果。
本发明的另一目的在于提供一种TFT阵列基板的制作方法,通过该方法制作的TFT阵列基板能够提高像素开口率,提升高PPI液晶显示面板的透光率,改善高PPI液晶显示面板的显示效果。
本发明的目的还在于提供一种液晶面板,能够在高PPI的前提下,具有较高的像素开口率及较优的显示效果。
为实现上述目的,本发明首先提供一种TFT阵列基板,包括:
基板;
设在所述基板上的扫描线;
设在所述基板上并连接所述扫描线的栅极,所述栅极采用透明导电材料;
覆盖所述基板、扫描线与栅极的栅极绝缘层;
设在栅极绝缘层上的多条硅基纳米线,所述多条硅基纳米线的投影落在所述栅极上;
设在所述栅极绝缘层上并与扫描线绝缘交叉的数据线;
设在所述栅极绝缘层上连接所述数据线并接触所述多条硅基纳米线的源极;
设在所述栅极绝缘层上并接触所述多条硅基纳米线的漏极;
覆盖所述栅极绝缘层、硅基纳米线、数据线、源极与漏极的钝化层;
以及设在所述钝化层上的像素电极,所述像素电极经由贯穿所述钝化层的过孔接触所述漏极;
所述栅极、多条硅基纳米线、源极及漏极构成TFT;所述像素电极遮盖住所述TFT所占据的区域。
所述栅极采用的透明导电材料为氧化铟锡,所述扫描线包括与所述栅极同层的底层及层叠在所述底层上的金属层图案,所述底层的材料与所述栅极的材料相同。
所述硅基纳米线的直径为50nm~100nm。
所述源极呈梳齿状,包括数条相互平行的源极分支,每一源极分支与所述多条硅基纳米线交叉接触;所述漏极呈梳齿状,包括数条相互平行的漏极分支,每一漏极分支与所述多条硅基纳米线交叉接触;
所述源极分支与漏极分支间隔排布。
所述源极分支与漏极分支的宽度均小于2μm。
本发明也提供一种TFT阵列基板的制作方法,包括以下步骤:
步骤S1、提供基板,在所述基板上连续沉积一层透明导电材料层与一层金属层;
步骤S2、使用半色调掩膜板对所述透明导电材料层与金属层进行图案化处理,形成扫描线及连接所述扫描线的栅极;
所述栅极仅包括透明导电材料层图案;所述扫描线包括与所述栅极同层的底层及层叠在所述底层上的金属层图案;
步骤S3、在所述基板、扫描线及栅极上覆盖一层栅极绝缘层;
步骤S4、在所述栅极绝缘层上制作出多条硅基纳米线,所述多条硅基纳米线的投影落在所述栅极上;
步骤S5、在所述栅极绝缘层与多条硅基纳米线上沉积一层金属层并进行图案化处理,形成与所述扫描线绝缘交叉的数据线、连接所述数据线并接触所述多条硅基纳米线的源极及接触所述多条硅基纳米线的漏极;
所述栅极、多条硅基纳米线、源极及漏极构成TFT;
步骤S6、在所述栅极绝缘层、硅基纳米线、数据线、源极与漏极上覆盖一层钝化层并进行图案化处理,得到贯穿所述钝化层的过孔;
步骤S7、在所述钝化层上沉积透明导电薄膜并进行图案化处理,形成遮盖住所述TFT所占据区域的像素电极,所述像素电极经由贯穿所述钝化层的过孔接触所述漏极。
所述透明导电材料层为ITO层,所述硅基纳米线的直径为50nm~100nm。
所述源极呈梳齿状,包括数条相互平行的源极分支,每一源极分支与所述多条硅基纳米线交叉接触;所述漏极呈梳齿状,包括数条相互平行的漏极分支,每一漏极分支与所述多条硅基纳米线交叉接触;
所述源极分支与漏极分支间隔排布。
所述源极分支与漏极分支的宽度均小于2μm。
本发明还提供一种液晶显示面板,包括所述TFT阵列基板。
本发明的有益效果:本发明提供的一种TFT阵列基板,以可透光的硅基纳米线来作为TFT的半导体层,设置TFT的栅极由透明材料构成,像素电极遮盖住所述TFT所占据的区域,那么背光源发出的光线能够透过整个TFT与像素电极,所以TFT所占据的那部分像素区域亦透光,能够大幅提高像素开口率,提升高PPI液晶显示面板的透光率,改善高PPI液晶显示面板的显示效果。本发明提供的TFT阵列基板的制作方法能够制作出上述提高像素开口率的TFT阵列基板。本发明提供的液晶面板,包括上述TFT阵列基板,所以能够在高PPI的前提下,具有较高的像素开口率及较优的显示效果。
附图说明
为了能更进一步了解本发明的特征以及技术内容,请参阅以下有关本发明的详细说明与附图,然而附图仅提供参考与说明用,并非用来对本发明加以限制。
附图中,
图1为本发明的TFT阵列基板的剖面结构示意图;
图2为本发明的TFT阵列基板的俯视结构示意图;
图3为本发明的TFT阵列基板的制作方法的流程图;
图4为本发明的TFT阵列基板的制作方法的步骤S1的剖面结构示意图;
图5为本发明的TFT阵列基板的制作方法的步骤S2的具体实施过程的剖面结构示意图;
图6为本发明的TFT阵列基板的制作方法的步骤S2完成之后的俯视结构示意图;
图7为本发明的TFT阵列基板的制作方法的步骤S4的俯视结构示意图;
图8为本发明的TFT阵列基板的制作方法的步骤S4的剖面视结构示意图;
图9为本发明的TFT阵列基板的制作方法的步骤S5的俯视结构示意图;
图10为本发明的TFT阵列基板的制作方法的步骤S5的剖面视结构示意图。
具体实施方式
为更进一步阐述本发明所采取的技术手段及其效果,以下结合本发明的优选实施例及其附图进行详细描述。
请同时参阅图1与图2,结合图6、图7与图9,本发明首先提供一种TFT阵列基板,包括:
基板1;
设在所述基板1上的扫描线21;
设在所述基板1上并连接所述扫描线21的栅极22,所述栅极22采用透明导电材料;
覆盖所述基板1、扫描线21与栅极22的栅极绝缘层3;
设在栅极绝缘层3上的多条硅基纳米线4,所述多条硅基纳米线4的投影落在所述栅极22上;
设在所述栅极绝缘层3上并与扫描线21绝缘交叉的数据线51;
设在所述栅极绝缘层3上连接所述数据线51并接触所述多条硅基纳米线4的源极52;
设在所述栅极绝缘层3上并接触所述多条硅基纳米线4的漏极53;
覆盖所述栅极绝缘层3、硅基纳米线4、数据线51、源极52与漏极53的钝化层6;
以及设在所述钝化层6上的像素电极7,所述像素电极7经由贯穿所述钝化层6的过孔61接触所述漏极53;
所述栅极22、多条硅基纳米线4、源极52及漏极53构成TFT 20;所述像素电极7遮盖住所述TFT 20所占据的区域。
具体地:
所述基板1优选玻璃基板。
所述栅极22采用的透明导电材料为氧化铟锡(Indium Tin Oxide,ITO);所述扫描线21包括与所述栅极22同层的底层211及层叠在所述底层211上的金属层图案212,所述底层211的材料与所述栅极22的材料相同,进一步地,所述金属层图案212的材料可选用铝(Al)、钼(Mo)、铜(Cu)等。
所述栅极绝缘层3的材料可选用氧化硅(SiOx)或氮化硅(SiNx)。
所述硅基纳米线4的直径约为50nm~100nm。所述硅基纳米线4具有透明度高、制程温度较低(<350℃)、电子迁移率高、对光照不敏感等优势,在本发明中用作TFT的半导体层。进一步地,所述硅基纳米线4的延伸方向平行于数据线51的延伸方向。
所述数据线51、源极52与漏极53的材料可选用Al、Mo、Cu等金属。为了缩小TFT 20的沟道长度,优选将源极52与漏极53均设计成梳齿状;所述源极52包括数条相互平行的源极分支521,每一源极分支521与所述多条硅基纳米线4交叉接触;所述漏极53包括数条相互平行的漏极分支531,每一漏极分支531与所述多条硅基纳米线4交叉接触;所述源极分支521与漏极分支531间隔排布。进一步地,由于源极52与漏极53采用金属材料,为了减小源极52与漏极53的遮光率,设计所述源极分支521与漏极分支531的宽度均小于2μm,尽可能地减少源极52与漏极53对光线的遮挡。
所述钝化层6的材料可选用SiOx或SiNx。
所述像素电极7以透明的ITO薄膜为材料。
另外,为了减小像素电极7与源极52、漏极53之间的寄生电容,还可在钝化层6上增加一层较厚的无机材料层,如色阻层或平坦层等。
所述TFT阵列基板以可透光的硅基纳米线4来作为TFT 20的半导体层,设置TFT 20的栅极22由透明材料构成,透明的像素电极7遮盖住所述TFT 20所占据的区域,那么将该TFT阵列基板应用于液晶显示面板后,背光源发出的光线能够透过整个TFT 20与像素电极7,所以TFT 20所占据的那部分像素区域亦透光,能够大幅提高像素开口率,提升高PPI液晶显示面板的透光率,改善高PPI液晶显示面板的显示效果。
请参阅图3,本发明也提供一种TFT阵列基板的制作方法,包括如下步骤:
步骤S1、如图4所示,提供基板1,在所述基板1上连续沉积一层透明导电材料层2’与一层金属层3’。
具体地:所述基板1优选玻璃基板;所述透明导电材料层2’优选为ITO层;所述金属层3’的材料可选用Al、Mo、Cu等。
步骤S2、如图5及图6所示,使用半色调掩膜板(Half Tone Mask,HTM)对所述透明导电材料层2’与金属层3’进行图案化处理,形成扫描线21及连接所述扫描线21的栅极22;所述栅极22仅包括透明导电材料层图案;所述扫描线21包括与所述栅极22同层的底层211及层叠在所述底层211上的金属层图案212。
具体地,该步骤S2的具体实施过程为:
首先在金属层3’上涂布光阻4’;
再使用半色调掩膜板对光阻4’进行曝光、显影,以对所述光阻4’进行图案化处理,得到间隔设置的第一光阻区域41’和第二光阻区域42’,所述第一光阻区域41’对应位于欲形成的扫描线区域之上,所述第二光阻区域42’对应位于欲形成的栅极区域之上,所述第一光阻区域41’的厚度大于第二光阻区域42’的厚度;
接下来对所述金属层3’与透明导电材料层2’进行湿蚀刻;
之后对第一光阻区域41’和第二光阻区域42’进行灰化(Ash)处理,以将第二光阻区域42’去除及将第一光阻区域41’的厚度减薄,得到第一光阻子区域41”;
接着,以第一光阻子区域41”为遮挡,再次进行湿蚀刻,得到包括透明导电材料层图案的栅极22;
最后剥离掉所述第一光阻子区域41”,得到包括与所述栅极22同层的底层211及层叠在所述底层211上的金属层图案212的扫描线21。
步骤S3、请参阅图8,在所述基板1、扫描线21及栅极22上覆盖一层栅极绝缘层3。
具体地,所述栅极绝缘层3的材料可选用SiOx或SiNx。
步骤S4、如图7与图8所示,在所述栅极绝缘层3上制作出多条硅基纳米线4,所述多条硅基纳米线4的投影落在所述栅极22上。
具体地,所述硅基纳米线4的直径约为50nm~100nm。所述硅基纳米线4具有透明度高、制程温度较低(<350℃)、电子迁移率高、对光照不敏感等优势。进一步地,所述硅基纳米线4的延伸方向垂直于扫描线21的延伸方向。
步骤S5、如图9与图10所示,在所述栅极绝缘层3与多条硅基纳米线4上沉积一层金属层并进行图案化处理,形成与所述扫描线21绝缘交叉的数据线51、连接所述数据线51并接触所述多条硅基纳米线4的源极52及接触所述多条硅基纳米线4的漏极53。
所述栅极22、多条硅基纳米线4、源极52及漏极53构成TFT 20;所述硅基纳米线4用作TFT 20的半导体层。
具体地:
该步骤S5中的金属层的材料可选用Al、Mo、Cu等;
所述数据线51的延伸方向与硅基纳米线4的延伸方向平行;
为了缩小TFT 20的沟道长度,优选将源极52与漏极53均制作成梳齿状;所述源极52包括数条相互平行的源极分支521,每一源极分支521与所述多条硅基纳米线4交叉接触;所述漏极53包括数条相互平行的漏极分支531,每一漏极分支531与所述多条硅基纳米线4交叉接触;所述源极分支521与漏极分支531间隔排布。进一步地,由于源极52与漏极53采用金属材料,为了减小源极52与漏极53的遮光率,设计所述源极分支521与漏极分支531的宽度均小于2μm,尽可能地减少源极52与漏极53对光线的遮挡。
步骤S6、请参阅图1,在所述栅极绝缘层3、硅基纳米线4、数据线51、源极52与漏极53上覆盖一层钝化层6并进行图案化处理,得到贯穿所述钝化层6的过孔61。
具体地,所述钝化层6的材料可选用SiOx或SiNx。
步骤S7、请参阅图1与图2,在所述钝化层6上沉积透明导电薄膜并进行图案化处理,形成遮盖住所述TFT 20所占据区域的像素电极7,所述像素电极7经由贯穿所述钝化层6的过孔61接触所述漏极53。
具体地,所述透明导电薄膜为ITO薄膜。
经上述TFT阵列基板的制作方法制得的TFT阵列基板以可透光的硅基纳米线4来作为TFT 20的半导体层,设置TFT 20的栅极22由透明材料构成,透明的像素电极7遮盖住所述TFT 20所占据的区域,那么将该TFT阵列基板应用于液晶显示面板后,背光源发出的光线能够透过整个TFT 20与像素电极7,所以TFT 20所占据的那部分像素区域亦透光,能够大幅提高像素开口率,提升高PPI液晶显示面板的透光率,改善高PPI液晶显示面板的显示效果。
本发明还提供一种液晶显示面板,包括上述如图1与图2所示的TFT阵列基板,所以本发明的液晶显示面板能够在高PPI的前提下,具有较高的像素开口率及较优的显示效果。
综上所述,本发明的TFT阵列基板,以可透光的硅基纳米线来作为TFT的半导体层,设置TFT的栅极由透明材料构成,像素电极遮盖住所述TFT所占据的区域,那么背光源发出的光线能够透过整个TFT与像素电极,所以TFT所占据的那部分像素区域亦透光,能够大幅提高像素开口率,提升高PPI液晶显示面板的透光率,改善高PPI液晶显示面板的显示效果。本发明的TFT阵列基板的制作方法能够制作出上述提高像素开口率的TFT阵列基板。本发明的液晶面板,包括上述TFT阵列基板,所以能够在高PPI的前提下,具有较高的像素开口率及较优的显示效果。
以上所述,对于本领域的普通技术人员来说,可以根据本发明的技术方案和技术构思作出其他各种相应的改变和变形,而所有这些改变和变形都应属于本发明的权利要求的保护范围。

Claims (10)

1.一种TFT阵列基板,其特征在于,包括:
基板(1);
设在所述基板(1)上的扫描线(21);
设在所述基板(1)上并连接所述扫描线(21)的栅极(22),所述栅极(22)采用透明导电材料;
覆盖所述基板(1)、扫描线(21)与栅极(22)的栅极绝缘层(3);
设在栅极绝缘层(3)上的多条硅基纳米线(4),所述多条硅基纳米线(4)的投影落在所述栅极(22)上;
设在所述栅极绝缘层(3)上并与扫描线(21)绝缘交叉的数据线(51);
设在所述栅极绝缘层(3)上连接所述数据线(51)并接触所述多条硅基纳米线(4)的源极(52);
设在所述栅极绝缘层(3)上并接触所述多条硅基纳米线(4)的漏极(53);
覆盖所述栅极绝缘层(3)、硅基纳米线(4)、数据线(51)、源极(52)与漏极(53)的钝化层(6);
以及设在所述钝化层(6)上的像素电极(7),所述像素电极(7)经由贯穿所述钝化层(6)的过孔(61)接触所述漏极(53);
所述栅极(22)、多条硅基纳米线(4)、源极(52)及漏极(53)构成TFT(20);所述像素电极(7)遮盖住所述TFT(20)所占据的区域。
2.如权利要求1所述的TFT阵列基板,其特征在于,所述栅极(22)采用的透明导电材料为氧化铟锡,所述扫描线(21)包括与所述栅极(22)同层的底层(211)及层叠在所述底层(211)上的金属层图案(212),所述底层(211)的材料与所述栅极(22)的材料相同。
3.如权利要求1所述的TFT阵列基板,其特征在于,所述硅基纳米线(4)的直径为50nm~100nm。
4.如权利要求1所述的TFT阵列基板,其特征在于,所述源极(52)呈梳齿状,包括数条相互平行的源极分支(521),每一源极分支(521)与所述多条硅基纳米线(4)交叉接触;所述漏极(53)呈梳齿状,包括数条相互平行的漏极分支(531),每一漏极分支(531)与所述多条硅基纳米线(4)交叉接触;
所述源极分支(521)与漏极分支(531)间隔排布。
5.如权利要求4所述的TFT阵列基板,其特征在于,所述源极分支(521)与漏极分支(531)的宽度均小于2μm。
6.一种TFT阵列基板的制作方法,其特征在于,包括以下步骤:
步骤S1、提供基板(1),在所述基板(1)上连续沉积一层透明导电材料层(2’)与一层金属层(3’);
步骤S2、使用半色调掩膜板对所述透明导电材料层(2’)与金属层(3’)进行图案化处理,形成扫描线(21)及连接所述扫描线(21)的栅极(22);
所述栅极(22)仅包括透明导电材料层图案;所述扫描线(21)包括与所述栅极(22)同层的底层(211)及层叠在所述底层(211)上的金属层图案(212);
步骤S3、在所述基板(1)、扫描线(21)及栅极(22)上覆盖一层栅极绝缘层(3);
步骤S4、在所述栅极绝缘层(3)上制作出多条硅基纳米线(4),所述多条硅基纳米线(4)的投影落在所述栅极(22)上;
步骤S5、在所述栅极绝缘层(3)与多条硅基纳米线(4)上沉积一层金属层并进行图案化处理,形成与所述扫描线(21)绝缘交叉的数据线(51)、连接所述数据线(51)并接触所述多条硅基纳米线(4)的源极(52)及接触所述多条硅基纳米线(4)的漏极(53);
所述栅极(22)、多条硅基纳米线(4)、源极(52)及漏极(53)构成TFT(20);
步骤S6、在所述栅极绝缘层(3)、硅基纳米线(4)、数据线(51)、源极(52)与漏极(53)上覆盖一层钝化层(6)并进行图案化处理,得到贯穿所述钝化层(6)的过孔(61);
步骤S7、在所述钝化层(6)上沉积透明导电薄膜并进行图案化处理,形成遮盖住所述TFT(20)所占据区域的像素电极(7),所述像素电极(7)经由贯穿所述钝化层(6)的过孔(61)接触所述漏极(53)。
7.如权利要求6所述的TFT阵列基板的制作方法,其特征在于,所述透明导电材料层(2’)为氧化铟锡层,所述硅基纳米线(4)的直径为50nm~100nm。
8.如权利要求6所述的TFT阵列基板的制作方法,其特征在于,所述源极(52)呈梳齿状,包括数条相互平行的源极分支(521),每一源极分支(521)与所述多条硅基纳米线(4)交叉接触;所述漏极(53)呈梳齿状,包括数条相互平行的漏极分支(531),每一漏极分支(531)与所述多条硅基纳米线(4)交叉接触;
所述源极分支(521)与漏极分支(531)间隔排布。
9.如权利要求8所述的TFT阵列基板的制作方法,其特征在于,所述源极分支(521)与漏极分支(531)的宽度均小于2μm。
10.一种液晶显示面板,其特征在于,包括如权利要求1~5任一项所述的TFT阵列基板。
CN201711140867.7A 2017-11-16 2017-11-16 Tft阵列基板及其制作方法以及液晶显示面板 Active CN107768386B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201711140867.7A CN107768386B (zh) 2017-11-16 2017-11-16 Tft阵列基板及其制作方法以及液晶显示面板
US15/743,976 US10877340B2 (en) 2017-11-16 2017-12-19 TFT array substrate, fabrication method thereof and liquid crystal display panel
PCT/CN2017/117148 WO2019095493A1 (zh) 2017-11-16 2017-12-19 Tft阵列基板及其制作方法以及液晶显示面板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711140867.7A CN107768386B (zh) 2017-11-16 2017-11-16 Tft阵列基板及其制作方法以及液晶显示面板

Publications (2)

Publication Number Publication Date
CN107768386A true CN107768386A (zh) 2018-03-06
CN107768386B CN107768386B (zh) 2020-09-01

Family

ID=61279019

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711140867.7A Active CN107768386B (zh) 2017-11-16 2017-11-16 Tft阵列基板及其制作方法以及液晶显示面板

Country Status (3)

Country Link
US (1) US10877340B2 (zh)
CN (1) CN107768386B (zh)
WO (1) WO2019095493A1 (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108803159A (zh) * 2018-05-24 2018-11-13 深圳市华星光电技术有限公司 一种像素电极的制备方法、像素电极和显示面板
CN110767680A (zh) * 2018-09-30 2020-02-07 昆山国显光电有限公司 显示面板、显示屏及显示终端
CN111522181A (zh) * 2020-04-27 2020-08-11 深圳市华星光电半导体显示技术有限公司 一种阵列基板、显示面板及其制备方法
US11715744B2 (en) 2019-05-13 2023-08-01 Boe Technology Group Co., Ltd. Array substrate, preparation method thereof, and display panel

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111916338B (zh) * 2019-05-08 2023-07-25 京东方科技集团股份有限公司 一种硅基纳米线、其制备方法及薄膜晶体管

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1311522A (zh) * 2000-02-29 2001-09-05 株式会社半导体能源研究所 显示器件及其制造方法
CN102877022A (zh) * 2011-07-12 2013-01-16 索尼公司 蒸镀掩模及其制造方法、电子器件及其制造方法
CN103633099A (zh) * 2004-06-04 2014-03-12 伊利诺伊大学评议会 可拉伸半导体元件、可拉伸电路及其制造方法
CN104218070A (zh) * 2014-08-28 2014-12-17 合肥鑫晟光电科技有限公司 阵列基板及显示装置
CN106816473A (zh) * 2017-01-16 2017-06-09 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、阵列基板和显示装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6885146B2 (en) * 2002-03-14 2005-04-26 Semiconductor Energy Laboratory Co., Ltd. Display device comprising substrates, contrast medium and barrier layers between contrast medium and each of substrates
JP5117667B2 (ja) * 2005-02-28 2013-01-16 カシオ計算機株式会社 薄膜トランジスタパネル
KR101145146B1 (ko) * 2005-04-07 2012-05-14 엘지디스플레이 주식회사 박막트랜지스터와 그 제조방법
KR101109623B1 (ko) * 2005-04-07 2012-01-31 엘지디스플레이 주식회사 박막트랜지스터와 그 제조방법.
KR100729043B1 (ko) * 2005-09-14 2007-06-14 삼성에스디아이 주식회사 투명 박막 트랜지스터 및 그의 제조방법
KR101365411B1 (ko) * 2007-04-25 2014-02-20 엘지디스플레이 주식회사 박막 트랜지스터의 제조 방법과 액정표시장치의 제조 방법
US8115883B2 (en) * 2009-08-27 2012-02-14 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
CN102629569B (zh) * 2011-05-03 2015-05-27 京东方科技集团股份有限公司 一种tft阵列基板及其制造方法
CN102544029A (zh) * 2012-02-07 2012-07-04 深圳市华星光电技术有限公司 一种薄膜晶体管阵列基板及其制作方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1311522A (zh) * 2000-02-29 2001-09-05 株式会社半导体能源研究所 显示器件及其制造方法
CN103633099A (zh) * 2004-06-04 2014-03-12 伊利诺伊大学评议会 可拉伸半导体元件、可拉伸电路及其制造方法
CN102877022A (zh) * 2011-07-12 2013-01-16 索尼公司 蒸镀掩模及其制造方法、电子器件及其制造方法
CN104218070A (zh) * 2014-08-28 2014-12-17 合肥鑫晟光电科技有限公司 阵列基板及显示装置
CN106816473A (zh) * 2017-01-16 2017-06-09 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、阵列基板和显示装置

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108803159A (zh) * 2018-05-24 2018-11-13 深圳市华星光电技术有限公司 一种像素电极的制备方法、像素电极和显示面板
WO2019223096A1 (zh) * 2018-05-24 2019-11-28 深圳市华星光电技术有限公司 一种像素电极的制备方法、像素电极和显示面板
US10620486B2 (en) 2018-05-24 2020-04-14 Tcl China Star Optoelectronics Technology Co., Ltd. Manufacturing method for pixel electrode, pixel electrode and display panel
US10901270B2 (en) 2018-05-24 2021-01-26 Tcl China Star Optoelectronics Technology Co., Ltd. Manufacturing method for pixel electrode, pixel electrode and display panel
CN110767680A (zh) * 2018-09-30 2020-02-07 昆山国显光电有限公司 显示面板、显示屏及显示终端
CN110767680B (zh) * 2018-09-30 2022-10-21 昆山国显光电有限公司 显示面板、显示屏及显示终端
US11715744B2 (en) 2019-05-13 2023-08-01 Boe Technology Group Co., Ltd. Array substrate, preparation method thereof, and display panel
CN111522181A (zh) * 2020-04-27 2020-08-11 深圳市华星光电半导体显示技术有限公司 一种阵列基板、显示面板及其制备方法

Also Published As

Publication number Publication date
US20200150502A1 (en) 2020-05-14
WO2019095493A1 (zh) 2019-05-23
CN107768386B (zh) 2020-09-01
US10877340B2 (en) 2020-12-29

Similar Documents

Publication Publication Date Title
CN104656325B (zh) Coa型液晶面板的制作方法及coa型液晶面板
CN107768386A (zh) Tft阵列基板及其制作方法以及液晶显示面板
CN104965333B (zh) Coa型液晶显示面板及其制作方法
CN105159001B (zh) 阵列基板及其制造方法、显示面板以及显示装置
WO2019227806A1 (zh) Tft阵列基板及液晶显示面板
CN105094486B (zh) 内嵌式自电容触控显示面板及其制作方法
CN104950541B (zh) Boa型液晶显示面板及其制作方法
CN103268878B (zh) Tft阵列基板、tft阵列基板的制作方法及显示装置
CN101325181B (zh) 薄膜晶体管阵列基板及其制作方法
CN103314431A (zh) 制造氧化物薄膜晶体管阵列的方法和结合其的装置
CN101644866B (zh) 薄膜晶体管阵列基板
CN104914640A (zh) 一种阵列基板及其制作方法、显示面板、显示装置
US10263017B2 (en) Pixel structure, display panel and manufacturing method of pixel structure
CN104007574B (zh) 一种阵列基板、显示装置及其制造方法
CN105652541A (zh) 阵列基板的制作方法及液晶显示面板
CN110308822A (zh) 触摸显示面板及其制备方法
CN106898617A (zh) 基板及其制备方法、显示面板和显示装置
CN100451787C (zh) 薄膜半导体装置、电光学装置、以及电子仪器
CN107039351A (zh) Tft基板的制作方法及tft基板
CN106873238A (zh) 一种对向基板、显示面板、显示装置及制作方法
CN105137645B (zh) 一种彩膜阵列基板及其制造方法、显示装置
CN107799466A (zh) Tft基板及其制作方法
CN110196521A (zh) 阵列基板及其制作方法、显示装置
CN106324919A (zh) 一种彩膜基板及其制作方法、显示面板、显示装置
TWI335483B (en) Pixel structure and liquid crystal display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant