CN107533974B - 低应力低氢型lpcvd氮化硅 - Google Patents

低应力低氢型lpcvd氮化硅 Download PDF

Info

Publication number
CN107533974B
CN107533974B CN201680028363.3A CN201680028363A CN107533974B CN 107533974 B CN107533974 B CN 107533974B CN 201680028363 A CN201680028363 A CN 201680028363A CN 107533974 B CN107533974 B CN 107533974B
Authority
CN
China
Prior art keywords
silicon nitride
nitride layer
layer
gate
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201680028363.3A
Other languages
English (en)
Other versions
CN107533974A (zh
Inventor
N·S·德拉斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of CN107533974A publication Critical patent/CN107533974A/zh
Application granted granted Critical
Publication of CN107533974B publication Critical patent/CN107533974B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/408—Electrodes ; Multistep manufacturing processes therefor with an insulating layer with a particular dielectric or electrostatic property, e.g. with static charges or for controlling trapped charges or moving ions, or with a plate acting on the insulator potential or the insulator charges, e.g. for controlling charges effect or potential distribution in the insulating layer, or with a semi-insulating layer contacting directly the semiconductor surface
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00642—Manufacture or treatment of devices or systems in or on a substrate for improving the physical properties of a device
    • B81C1/0065—Mechanical properties
    • B81C1/00666—Treatments for controlling internal stress or strain in MEMS structures
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B3/00—Devices comprising flexible or deformable elements, e.g. comprising elastic tongues or membranes
    • B81B3/0064—Constitution or structural means for improving or controlling the physical properties of a device
    • B81B3/0067—Mechanical properties
    • B81B3/0072—For controlling internal stress or strain in moving or flexible elements, e.g. stress compensating layers
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/0009—Structural features, others than packages, for protecting a device against environmental influences
    • B81B7/0022—Protection against electrostatic discharge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H01L21/3245—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering of AIIIBV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/291—Oxides or nitrides or carbides, e.g. ceramics, glass
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003—Nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2203/00—Basic microelectromechanical structures
    • B81B2203/01—Suspended structures, i.e. structures allowing a movement
    • B81B2203/0127—Diaphragms, i.e. structures separating two media that can control the passage from one medium to another; Membranes, i.e. diaphragms with filtering function
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00—Manufacture or treatment of microstructural devices or systems
    • B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0161—Controlling physical properties of the material
    • B81C2201/0163—Controlling internal stress of deposited layers
    • B81C2201/0166—Controlling internal stress of deposited layers by ion implantation
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00—Manufacture or treatment of microstructural devices or systems
    • B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0174—Manufacture or treatment of microstructural devices or systems in or on a substrate for making multi-layered devices, film deposition or growing
    • B81C2201/0176—Chemical vapour Deposition
    • B81C2201/0177—Epitaxy, i.e. homo-epitaxy, hetero-epitaxy, GaAs-epitaxy
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00—Manufacture or treatment of microstructural devices or systems
    • B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0174—Manufacture or treatment of microstructural devices or systems in or on a substrate for making multi-layered devices, film deposition or growing
    • B81C2201/0181—Physical Vapour Deposition [PVD], i.e. evaporation, sputtering, ion plating or plasma assisted deposition, ion cluster beam technology
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Mechanical Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Health & Medical Sciences (AREA)
  • General Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Formation Of Insulating Films (AREA)
  • Materials Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Micromachines (AREA)

Abstract

在所描述的示例中，一种微电子器件(102)包含高性能氮化硅层，此氮化硅层的化学计量在2原子百分比(at％)内，具有低应力为600MPa到1000MPa，并且具有小于5原子百分比的低氢含量，由LPCVD工艺形成。LPCVD工艺使用氨气NH3和二氯甲硅烷DCS气体，其比率为4比6，压力为150毫托至250毫托，并且温度为800℃至820℃。

Description

低应力低氢型LPCVD氮化硅
技术领域
本发明通常涉及微电子器件，且更具体地，涉及在微电子器件中的氮化硅层。
背景技术
在微电子器件中，期望形成化学计量的氮化硅层，其同时具有低于1000兆帕(MPa)的低应力(stress)和小于5原子百分比(at％)的低氢含量。这种薄膜将用于各种微电子应用中。通过等离子体增强化学气相沉积(PECVD)形成的氮化硅薄膜可具有低应力但是具有15at％以上的高氢含量，其能引起可靠性问题和差的抗蚀刻性。通过低压化学气相沉积(LPCVD)形成的薄膜具有低氢气含量但是具有1000MPa以上的高应力，其能引起器件性能问题。
发明内容
在描述的示例中，微电子器件包含高性能氮化硅层，其化学计量在2原子百分比(at％)以内，具有600MPa至1000MPa的低应力，并且具有小于5at％的低氢含量。通过LPCVD工艺形成高性能氮化硅层。LPCVD工艺使用氨气和二氯甲硅烷气体，其比率为4比6，压力为150毫托至250毫托，且温度为800℃至820℃。
附图说明
图1描述在微电子器件上形成高性能氮化硅的示例过程中的LPCVD炉(furnace)，并且图1A为在图1的炉内的微电子器件上形成的氮化硅层的扩展视图。
图2是具有高性能氮化硅层的示例半导体器件的横截面图。
图3A和图3B是图2的半导体器件的横截面图，在形成的关键阶段中描述的。
图4是具有高性能氮化硅层的示例集成电路的横截面图。
图5A和图5B是图4的集成电路的横截面图，在制造的关键阶段中描述的。
图6A和图6B是具有高性能氮化硅层的示例微机电系统(MEMS)器件的横截面图，在制造的关键阶段中描述的。
具体实施方式
附图不按照比率绘制。一些动作(act)可能以不同的顺序发生和/或与其他的动作或事件同时发生。并非所有说明的动作或事件都需要根据示例实施例来实现方法。
通过LPCVD工艺形成高性能氮化硅层，其化学计量在2原子百分比以内，具有600MPa到1000MPa的低应力，并且具有小于5原子百分比的低氢含量。LPCVD工艺使用氨气和二氯甲硅烷气体，其比率为4比6，压力为150毫托到250毫托，且温度为800℃到820℃。没有预期通过公开的工艺条件提供化学计量、低应力和低氢含量的组合，而该组合在LPCVD工艺研究中发现。针对本公开的目的，化学计量的氮化硅具有3:4的硅：氮的原子比。
图1描述在微电子器件上形成高性能氮化硅的示例过程中的LPCVD炉。LPCVD炉100包含(hold)在舟(boat)104中的衬底(例如半导体晶片)上的微电子器件102。舟104包含在LPCVD炉100的反应室106中。通过放置在反应室106周围的LPCVD炉100的加热元件108加热反应室106至800℃到820℃的温度。以4：6的比率将氨气(NH3)和二氯甲硅烷(DCS)气体引进到反应室106。在反应室106内部的压力通过排气系统110(例如包括排气泵和可调节排气阀的结合)维持在150毫托到250毫托。如图1A的扩展视图中所示，通过氨气中的氮与二氯甲硅烷中的硅的反应，在微电子器件102上形成高性能氮化硅层112。高性能氮化硅层112的形成继续进行，直到达到所需厚度。随后，停止氨气和二氯甲硅烷的气流，并且从LPCVD炉100中提取微电子器件102。
通过维持温度在800℃到820℃，氨气和二氯甲硅烷的比率为4比6，以及150毫托至250毫托的压力的高性能氮化硅层112的形成有利地提供在2％以内的硅：氮原子比，其具有3:4的比率，600MPa到1000MPa的低应力，和小于5原子百分比的低氢含量。通过参照图1所描述的工艺形成的高性能氮化硅层112可具有2.0到2.1的折射率。此外，高性能氮化硅层112可具有大于12兆伏每厘米(MV/cm)的介电击穿强度，这可有利地促进微电子器件102的更高的可靠性。增加氨气和二氯甲硅烷的比率降低化学计量和介电击穿强度，这可能不利地导致较低的可靠性。减小氨气和二氯甲硅烷的比率不利地增大应力。减小温度和增加压力也不利地增大应力。
图2是具有高性能氮化硅层的示例半导体器件的横截面图。在半导体衬底202(例如堆叠的氮化镓和氮化铝镓外延层，且可能地其他的Ⅲ-Ⅴ层)上形成半导体器件200。在衬底202上布置氮化镓的盖层(cap layer)204。在半导体器件200的氮化镓场效应晶体管(GaNFET)的栅极208的两侧上以及源极210和漏极212之间的盖层204上布置高性能氮化硅层206。栅极208可与高性能氮化硅层206部分重叠。例如，高性能氮化硅层206可能是10纳米到20纳米厚。
在衬底202上，在源极210和漏极212中布置触点金属216。围绕触点金属216在栅极208和高性能氮化硅层206上方布置场板介电层218。源极金属220与源极210中的触点金属216电连接，并且与栅极208重叠，并中途延伸到场板介电层218上方的漏极212，以为GaNFET 214提供场板。漏极金属222与漏极212中的触点金属216电连接。可以形成附加的介电层和金属层以提供与GaN FET 214的低电阻连接。
高性能氮化硅层206的低应力与具有高应力的氮化硅层的GaN FET相比有利地改善GaN FET 214中的开态(on-state)电流。高性能氮化硅层206的低氢含量与具有高氢含量的氮化硅层的GaN FET相比有利地减小电荷陷阱(trapping)和改善GaN FET 214的可靠性。
图3A和图3B是图2的半导体器件的横截面图，在形成的关键阶段中描述的。参照图3A，通过外延工艺在衬底202上形成盖层204。可移除盖层204的一部分和衬底202，以为GaNFET 214提供横向隔离边界224。通过LPCVD工艺在盖层204上形成高性能氮化硅层206，如参考图1所述。在高性能氮化硅层206上方形成蚀刻掩膜226来覆盖图2中完成的GaN FET 214的高性能氮化硅层206的区域。蚀刻掩膜226可包括通过光刻工艺形成的光刻胶，并且也可能包括抗反射层。
参考图3B，含氟(F)的反应离子刻蚀(RIE)过程228将在由蚀刻掩膜226暴露处的高性能氮化硅层206移除。可调整在RIE过程228中的反应气体流量和压力，以在高性能氮化硅层206上提供斜边/倾斜边缘，如图3B中描述的。随后，移除蚀刻掩膜226，例如通过灰化工艺。半导体器件200的制造被继续用于提供图2的结构。参照图3A和图3B中描述的方法有利地提供了具有低应力和低氢含量的期望性能的图案化高性能氮化硅层206。
图4是具有高性能氮化硅层的示例集成电路的横截面图。在半导体衬底402如硅晶片上形成集成电路400。集成电路400包括p-沟道金属氧化物半导体(PMOS)晶体管404和/或n-沟道金属氧化物半导体(NMOS)晶体管406。在衬底402中布置场氧化物408来横向隔离PMOS晶体管404和NMOS晶体管406。
在n型阱410中布置PMOS晶体管404，其在场氧化物408下面延伸。PMOS晶体管404包括在n型阱410上的栅极介电层412和在栅极介电层412上的栅极414。在栅极414的横向表面上布置偏移隔离层(offset spacer)416。在栅极414的两侧上在n型阱410中布置p型源极和漏极区418。源极和漏极区418包括源极/漏极扩展420和临近栅极414的深源极/漏极区422，源极/漏极扩展420在栅极414下方延伸。
在偏移隔离层416上邻近栅极414布置栅极侧壁隔离层424。栅极侧壁隔离层424包括具有低应力和低氢含量的高性能氮化硅的一个或更多个层。在源极和漏极区418上邻近栅极侧壁隔离层424以及可能在栅极414上布置金属硅化物426。栅极侧壁隔离层424在栅极介电层412正下方的沟道层和深源极/漏极区422之间，及在沟道层和源极/漏极区418上的金属硅化物426之间提供横向分离。栅极侧壁隔离层424中的高性能氮化硅可在半导体衬底402的10纳米以内。栅极侧壁隔离层424的低应力可有利地减小沟道层中的应力，并且因此改善PMOS晶体管404的开态电流和/或关态电流。栅极侧壁隔离层424的低氢含量有利地改善PMOS晶体管404的可靠性。
类似地，在p型阱428内布置NMOS晶体管406，其在场氧化物408下面延伸。NMOS晶体管406包括在p型阱428上的栅极介电层430和在栅极介电层430上的栅极432。在栅极432的横向表面上布置偏移隔离层434。在栅极432的两侧上在p型阱428内布置n型源极和漏极区436。源极和漏极区436包括源极/漏极扩展438和临近栅极432的深源极/漏极区440，源极/漏极扩展438在栅极432下方延伸。邻近栅极432布置栅极侧壁隔离层442，栅极侧壁隔离层442包括一个或更多个高性能氮化硅层。PMOS晶体管404的栅极侧壁隔离层424和NMOS晶体管406的栅极侧壁隔离层424可能由于同时形成而具有相同的层结构。邻近栅极侧壁隔离层442在源极和漏极区436上，也可能在栅极432上布置金属硅化物444。与参考PMOS晶体管404描述的类似，NMOS晶体管可以从栅极侧壁隔离层442的低应力和低氢含量获得优势。
图5A和图5B是图4的集成电路的横截面图，在制造的关键阶段中描述的。参照图5A，通过使用PMOS晶体管404的栅极414和偏移隔离层416作为注入掩膜将p-型掺杂剂注入到n-型阱410中形成p-型源极/漏极扩展420，使得源极/漏极扩展420不完全在栅极414下延伸。类似地，通过使用NMOS晶体管406的栅极432和偏移隔离层434作为注入掩膜将n-型掺杂剂注入到p-型阱428中形成n-型源极/漏极扩展438，使得源极/漏极扩展438不完全在栅极432下延伸。随后将衬底402退火以激活注入的掺杂剂。
高性能氮化硅层450在PMOS晶体管404的栅极414、偏移隔离层416、源极/漏极扩展420上和在NMOS晶体管406的栅极432、偏移隔离层434、源极/漏极扩展438上形成。通过如参照图1描述的LPCVD工艺形成高性能氮化硅层450，其至少部分提供如图5A中描述的共形层，使得在偏移隔离层416和434的垂直表面上的高性能氮化硅层450的厚度足以分别形成图4的栅极侧壁隔离层424和442。
参照图5B，含氟(F)的各向异性RIE过程452移除图5A中的在PMOS晶体管404的栅极414和源极/漏极扩展420的水平表面上、以及NMOS晶体管406的栅极432和源极/漏极扩展438上的高性能氮化硅层450，留下的高性能氮化硅层450来形成PMOS晶体管404的偏移隔离层416的垂直表面上的栅极侧壁隔离层424和形成NMOS晶体管406的偏移隔离层434的垂直表面上的栅极侧壁隔离层442。LPCVD过程的共形方面形成高性能氮化硅层450，使得在没有光刻操作的条件下形成栅极侧壁隔离层424和442，这样有利地减少集成电路400的制造成本和复杂性。
图6A和图6B是具有高性能氮化硅层的示例微机电系统(MEMS)器件的横截面图，在制造的关键阶段中描述的。参照图6A，在硅衬底602(例如单晶硅晶片)中形成MEMS器件600。在衬底602中形成腔604，其以悬臂式元件606的形式在腔604上方留下衬底602的材料，例如穿孔膜(perforated membrane)606。穿孔膜606可以是传感器(如热传感器或麦克风)的部分，或可以是致动器(如扬声器)的部分。可期望将穿孔膜606与衬底602的邻近区608部分隔离。在穿孔膜606、腔604的内部表面和衬底602的邻近区608上形成高性能氮化硅层610。通过参考如图1所描述的LPCVD工艺形成高性能氮化硅层610，此高性能氮化硅层具有低应力和低氢含量，其提供至少部分共形层，使得高性能氮化硅层610覆盖如图6A所描述的穿孔膜606所有暴露的表面。由于通过穿孔膜606进入腔604受限制，高性能氮化硅层610在腔604外侧的穿孔膜606的顶部表面上比在面对腔604的穿孔膜606的底部表面上更厚。高性能氮化硅层610的低应力有利地降低由于在穿孔膜606的顶部和底部表面上的不等厚度造成的穿孔膜606的形变。
参照图6B，在邻近穿孔膜606的区608中从衬底602的一部分移除高性能氮化硅层610。将MEMS器件600浸没在晶体学湿法刻蚀溶液612中，例如氢氧化钾溶液，其沿着衬底602的晶面将在由高性能氮化硅层610暴露的区域中的硅从衬底602移除，来形成邻近穿孔膜606的隔离腔614。高性能氮化硅层610的低氢含量以期望的厚度有利地提供对晶体学湿法刻蚀溶液612的抗蚀刻性。接着冲洗和干燥MEMS器件600。高性能氮化硅层610可留在已完成的MEMS器件600中的适当位置或者可在随后的制造过程中被移除。
在权力要求的范围内，在描述的实施例中修改是可能的，并且其他实施例也是可能的。

Claims (15)

1.一种氮化镓场效应晶体管即GaN FET器件，其包括：
作为衬底的氮化镓和氮化铝镓层的堆叠；
在所述堆叠上的氮化镓的盖层；
在所述盖层的第一表面上的氮化硅层，所述氮化硅层具有以下特性：硅：氮原子比在3:4±2％的比率内；应力为600兆帕至1000兆帕即600MPa至1000MPa；并且氢含量小于5原子百分比；和
在所述盖层上方的所述GaN FET的栅极，其中所述栅极在所述栅极的中心部分处与所述盖层的第一表面直接接触并且在所述栅极的末端部分处部分地重叠所述氮化硅层。
2.根据权利要求1所述的器件，其中所述氮化硅层小于25纳米厚。
3.根据权利要求1所述的器件，其中所述氮化硅层具有的折射率是2.0至2.1。
4.根据权利要求1所述的器件，其中所述氮化硅层具有的介电击穿强度大于12兆伏每厘米即12MV/cm。
5.一种形成氮化镓场效应晶体管即GaN FET器件的方法，其包括下列步骤：
形成氮化镓和氮化铝镓层的堆叠作为衬底；
在所述堆叠上形成氮化镓的盖层；
使用低压化学气相沉积工艺即LPCVD工艺在所述盖层的第一表面上形成氮化硅层，所述氮化硅层具有以下特性：
硅：氮原子比在3:4±2％的比率内；
应力为600兆帕至1000兆帕即600MPa至1000MPa；并且
氢含量小于5原子百分比；
在所述氮化硅层上方形成蚀刻掩膜；
移除由所述蚀刻掩膜暴露的所述氮化硅层；
随后移除所述蚀刻掩膜；和
在所述盖层上方形成所述GaN FET的栅极，其中所述栅极在所述栅极的中心部分处与所述盖层的第一表面直接接触并且在所述栅极的末端部分处部分地重叠所述氮化硅层。
6.根据权利要求5所述的方法，其中所述LPCVD工艺包括：
从所述LPCVD炉中放置所述衬底；
在所述LPCVD炉中将所述衬底加热至800℃到820℃的温度；
以4比6的比率和150毫托至250毫托的压力将氨气和二氯甲硅烷气体提供至反应室；和
从所述LPCVD炉中移除所述衬底。
7.根据权利要求5所述的方法，其中移除所述氮化硅层包括使用氟自由基的RIE过程。
8.根据权利要求5所述的方法，其中所述氮化硅层小于25纳米厚。
9.根据权利要求5所述的方法，其中所述氮化硅层具有的折射率是2.0至2.1。
10.根据权利要求5所述的方法，其中所述氮化硅层具有的介电击穿强度大于12兆伏每厘米即12MV/cm。
11.一种形成氮化镓场效应晶体管即GaN FET器件的方法，其包括下列步骤：
形成氮化镓和氮化铝镓层的堆叠作为衬底；
在所述堆叠上形成氮化镓的盖层；
使用低压化学气相沉积工艺即LPCVD工艺通过下述步骤在所述盖层的第一表面上形成氮化硅层：
把所述衬底放在LPCVD炉中；
在所述LPCVD炉中将所述衬底加热至800℃到820℃的温度；
以4比6的比率和150毫托至250毫托的压力将氨气和二氯甲硅烷气体提供至反应室；和
从所述LPCVD炉中移除所述衬底；
在所述氮化硅层上形成蚀刻掩膜；
移除由所述蚀刻掩膜暴露的所述氮化硅层；
随后移除所述蚀刻掩膜；并且
在所述盖层上方形成所述GaN FET的栅极结构，其中所述栅极结构在所述栅极结构的中心部分处与所述盖层的第一表面直接接触并且在所述栅极结构的末端部分处部分地重叠所述氮化硅层。
12.根据权利要求11所述的方法，其中移除所述氮化硅层包括使用氟自由基的RIE过程。
13.根据权利要求11所述的方法，其中所述氮化硅层为10纳米至20纳米厚。
14.根据权利要求11所述的方法，其中所述氮化硅层具有的折射率是2.0至2.1。
15.根据权利要求11所述的方法，其中所述氮化硅层具有的介电击穿强度大于12兆伏每厘米即12MV/cm。
CN201680028363.3A 2015-05-07 2016-05-09 低应力低氢型lpcvd氮化硅 Active CN107533974B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/706,941 US9580304B2 (en) 2015-05-07 2015-05-07 Low-stress low-hydrogen LPCVD silicon nitride
US14/706,941 2015-05-07
PCT/US2016/031509 WO2016179596A1 (en) 2015-05-07 2016-05-09 Low-stress low-hydrogen lpcvd silicon nitride

Publications (2)

Publication Number Publication Date
CN107533974A CN107533974A (zh) 2018-01-02
CN107533974B true CN107533974B (zh) 2022-03-18

Family

ID=57218409

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201680028363.3A Active CN107533974B (zh) 2015-05-07 2016-05-09 低应力低氢型lpcvd氮化硅

Country Status (4)

Country Link
US (2) US9580304B2 (zh)
JP (1) JP6931208B2 (zh)
CN (1) CN107533974B (zh)
WO (1) WO2016179596A1 (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6834709B2 (ja) * 2017-04-03 2021-02-24 住友電気工業株式会社 窒化珪素パッシベーション膜の成膜方法及び半導体装置の製造方法
JP6984456B2 (ja) * 2018-02-05 2021-12-22 住友電気工業株式会社 電界効果トランジスタの製造方法
CN110120347B (zh) * 2018-02-05 2023-11-17 住友电气工业株式会社 形成场效应晶体管的方法
JP6997002B2 (ja) 2018-02-19 2022-01-17 住友電気工業株式会社 半導体装置及びその製造方法
CN110429024B (zh) * 2019-08-08 2022-04-15 京东方科技集团股份有限公司 层间绝缘层及薄膜晶体管的制备方法
CN113782420A (zh) * 2021-08-05 2021-12-10 华虹半导体(无锡)有限公司 晶圆加工方法

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4538343A (en) * 1984-06-15 1985-09-03 Texas Instruments Incorporated Channel stop isolation technology utilizing two-step etching and selective oxidation with sidewall masking
US5326649A (en) * 1991-03-27 1994-07-05 Shin-Etsu Chemical Co., Ltd. X-ray transmitting membrane for mask in x-ray lithography and method for preparing the same
US6211033B1 (en) * 1996-01-23 2001-04-03 Micron Technology, Inc. Integrated capacitor bottom electrode for use with conformal dielectric
US6214697B1 (en) * 1997-12-18 2001-04-10 Micron Technology, Inc Trench isolation for semiconductor devices
US20030178633A1 (en) * 2002-03-25 2003-09-25 Flynn Jeffrey S. Doped group III-V nitride materials, and microelectronic devices and device precursor structures comprising same
US20050112817A1 (en) * 2003-11-25 2005-05-26 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device having high drive current and method of manufacture thereof
JP2009164300A (ja) * 2007-12-28 2009-07-23 Fujitsu Ltd 半導体装置及びその製造方法
US20110079822A1 (en) * 2009-10-02 2011-04-07 Fujitsu Limited Compound semiconductor device and manufacturing method
US20110187798A1 (en) * 2007-07-19 2011-08-04 Rogers John A High Resolution Electrohydrodynamic Jet Printing for Manufacturing Systems
US8063434B1 (en) * 2007-05-25 2011-11-22 Cypress Semiconductor Corporation Memory transistor with multiple charge storing layers and a high work function gate electrode
US20110297961A1 (en) * 2010-05-02 2011-12-08 Visic Technologies Ltd. Field effect power transistors
US20120104505A1 (en) * 2010-10-28 2012-05-03 International Business Machines Corporation Structure and method for using high-k material as an etch stop layer in dual stress layer process
US20120255932A1 (en) * 2010-07-15 2012-10-11 Massood Tabib-Azar Nanofabrication device and method for manufacture of a nanofabrication device
US20130178031A1 (en) * 2007-05-25 2013-07-11 Cypress Semiconductor Corporation Integration of non-volatile charge trap memory devices and logic cmos devices
JP2013175726A (ja) * 2012-02-23 2013-09-05 Efficient Power Conversion Corp ゲートスペーサを備えたエンハンスメントモードＧａＮＨＥＭＴデバイス、及びその製造方法
US20150004421A1 (en) * 2012-02-08 2015-01-01 Az Electronic Materials Usa Corp. Inorganic polysilazane resin

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH056890A (ja) * 1990-10-15 1993-01-14 Seiko Epson Corp パツシベーシヨン多層膜を備えた半導体装置及びその製造方法
US6316820B1 (en) * 1997-07-25 2001-11-13 Hughes Electronics Corporation Passivation layer and process for semiconductor devices
JP2002525676A (ja) * 1998-09-24 2002-08-13 リフレクティヴィティー， インク． 自制形マイクロメカニカル素子を備える二重基板反射性空間光変調器
JP2005286135A (ja) * 2004-03-30 2005-10-13 Eudyna Devices Inc 半導体装置および半導体装置の製造方法
US7547911B2 (en) * 2004-08-27 2009-06-16 National Institute Of Information And Communications Technology, Incorporated Administrative Agency Gan-based field effect transistor and production method therefor
TWI263265B (en) * 2005-02-13 2006-10-01 United Microelectronics Corp Method for fabricating ultra-high tensile-stressed film and strained-silicon transistors thereof
EP1901341A4 (en) * 2005-06-10 2009-07-15 Nec Corp FIELD EFFECT TRANSISTOR
US7855401B2 (en) * 2005-06-29 2010-12-21 Cree, Inc. Passivation of wide band-gap based semiconductor devices with hydrogen-free sputtered nitrides
JP2008034522A (ja) * 2006-07-27 2008-02-14 Oki Electric Ind Co Ltd 電界効果トランジスタ
JP5345328B2 (ja) * 2008-02-22 2013-11-20 住友電工デバイス・イノベーション株式会社 半導体装置の製造方法
CN102066239A (zh) * 2009-01-09 2011-05-18 松下电器产业株式会社 微电子机械系统器件
JP5685020B2 (ja) * 2010-07-23 2015-03-18 住友電気工業株式会社 半導体装置の製造方法
CN102446840A (zh) * 2011-11-02 2012-05-09 上海华力微电子有限公司 一种增加双大马士革结构介质阻挡层薄膜击穿电压的方法
US9111868B2 (en) * 2012-06-26 2015-08-18 Freescale Semiconductor, Inc. Semiconductor device with selectively etched surface passivation
JP2014029908A (ja) * 2012-07-31 2014-02-13 Toyota Central R&D Labs Inc 半導体装置および半導体装置の製造方法
US9224532B2 (en) * 2012-10-11 2015-12-29 The Board Of Trustees Of The University Of Illinois Rolled-up inductor structure for a radiofrequency integrated circuit (RFIC)
JP6339762B2 (ja) * 2013-01-17 2018-06-06 富士通株式会社 半導体装置及びその製造方法、電源装置、高周波増幅器
US9035318B2 (en) * 2013-05-03 2015-05-19 Texas Instruments Incorporated Avalanche energy handling capable III-nitride transistors

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4538343A (en) * 1984-06-15 1985-09-03 Texas Instruments Incorporated Channel stop isolation technology utilizing two-step etching and selective oxidation with sidewall masking
US5326649A (en) * 1991-03-27 1994-07-05 Shin-Etsu Chemical Co., Ltd. X-ray transmitting membrane for mask in x-ray lithography and method for preparing the same
US6211033B1 (en) * 1996-01-23 2001-04-03 Micron Technology, Inc. Integrated capacitor bottom electrode for use with conformal dielectric
US6214697B1 (en) * 1997-12-18 2001-04-10 Micron Technology, Inc Trench isolation for semiconductor devices
US20030178633A1 (en) * 2002-03-25 2003-09-25 Flynn Jeffrey S. Doped group III-V nitride materials, and microelectronic devices and device precursor structures comprising same
US20050112817A1 (en) * 2003-11-25 2005-05-26 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device having high drive current and method of manufacture thereof
US20130178031A1 (en) * 2007-05-25 2013-07-11 Cypress Semiconductor Corporation Integration of non-volatile charge trap memory devices and logic cmos devices
US8063434B1 (en) * 2007-05-25 2011-11-22 Cypress Semiconductor Corporation Memory transistor with multiple charge storing layers and a high work function gate electrode
US20110187798A1 (en) * 2007-07-19 2011-08-04 Rogers John A High Resolution Electrohydrodynamic Jet Printing for Manufacturing Systems
JP2009164300A (ja) * 2007-12-28 2009-07-23 Fujitsu Ltd 半導体装置及びその製造方法
US20110079822A1 (en) * 2009-10-02 2011-04-07 Fujitsu Limited Compound semiconductor device and manufacturing method
US20110297961A1 (en) * 2010-05-02 2011-12-08 Visic Technologies Ltd. Field effect power transistors
US20120255932A1 (en) * 2010-07-15 2012-10-11 Massood Tabib-Azar Nanofabrication device and method for manufacture of a nanofabrication device
US20120104505A1 (en) * 2010-10-28 2012-05-03 International Business Machines Corporation Structure and method for using high-k material as an etch stop layer in dual stress layer process
US20150004421A1 (en) * 2012-02-08 2015-01-01 Az Electronic Materials Usa Corp. Inorganic polysilazane resin
JP2013175726A (ja) * 2012-02-23 2013-09-05 Efficient Power Conversion Corp ゲートスペーサを備えたエンハンスメントモードＧａＮＨＥＭＴデバイス、及びその製造方法

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
《LPCVD and PECVD silicon nitride for microelectronics technology》;B C Joshi等;《Indian Hournal of Engineering & Materials Sciences》;20001031;第7卷;全文 *
《LPCVD silicon-rich silicon nitride films for applications in micromechanics,》;J. G. E. Gardeniers等;《Journal of Vacuum Science & Technology A Vacuum Surfaces and Films 》;19961031;第14卷(第5期);全文 *

Also Published As

Publication number Publication date
US20160325987A1 (en) 2016-11-10
US20170133472A1 (en) 2017-05-11
CN107533974A (zh) 2018-01-02
US10026817B2 (en) 2018-07-17
JP6931208B2 (ja) 2021-09-01
JP2018515926A (ja) 2018-06-14
WO2016179596A1 (en) 2016-11-10
US9580304B2 (en) 2017-02-28

Similar Documents

Publication Publication Date Title
CN107533974B (zh) 低应力低氢型lpcvd氮化硅
US9349831B2 (en) Integrated circuit device with well controlled surface proximity and method of manufacturing same
TWI697100B (zh) 將記憶電晶體納入高ｋ金屬閘極互補式金屬氧化物半導體之製造流程的整合
US7435657B2 (en) Method of fabricating transistor including buried insulating layer and transistor fabricated using the same
US20110101421A1 (en) Method of forming epi film in substrate trench
US20080064176A1 (en) Method of removing a spacer, method of manufacturing a metal-oxide-semiconductor transistor device, and metal-oxide-semiconductor transistor device
US9018712B2 (en) Transistors and fabrication methods thereof using a stacked protection layer
US10868133B2 (en) Semiconductor device structure and method for forming the same
US8802523B2 (en) CMOS device and fabrication method
US10553719B2 (en) Semiconductor devices and fabrication method thereof
CN105990440A (zh) 半导体器件结构的结构和形成方法
KR101799647B1 (ko) 반도체 디바이스 및 그 제조 방법
CN105789275A (zh) 具有包括突出底部的栅极间隔件的半导体器件结构及其形成方法
US9559165B2 (en) Semiconductor structure with strained source and drain structures and method for forming the same
CN108122742A (zh) 半导体装置结构的制造方法
TWI585861B (zh) 具有磊晶成長之應力引發源極與汲極區之金氧半導體裝置的製造方法
JP2007165532A (ja) 半導体装置の製造方法
CN105719971B (zh) 半导体器件的形成方法
KR20090071605A (ko) 반도체 장치의 제조 방법 및 반도체 장치
US9318338B2 (en) Method for fabricating semiconductor device
WO2012135363A2 (en) Integrated circuit having chemically modified spacer surface
JP2008192683A (ja) 半導体装置及びその製造方法
JP2009094458A (ja) 薄膜およびその薄膜を用いた半導体装置の製造方法
KR20090068465A (ko) 반도체 소자의 제조방법

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant