CN106471623A - 半导体装置 - Google Patents

半导体装置 Download PDF

Info

Publication number
CN106471623A
CN106471623A CN201580036816.2A CN201580036816A CN106471623A CN 106471623 A CN106471623 A CN 106471623A CN 201580036816 A CN201580036816 A CN 201580036816A CN 106471623 A CN106471623 A CN 106471623A
Authority
CN
China
Prior art keywords
active area
area
width
surface electrode
insulating film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201580036816.2A
Other languages
English (en)
Other versions
CN106471623B (zh
Inventor
三角忠司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Toyota Motor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyota Motor Corp filed Critical Toyota Motor Corp
Publication of CN106471623A publication Critical patent/CN106471623A/zh
Application granted granted Critical
Publication of CN106471623B publication Critical patent/CN106471623B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0641Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type
    • H01L27/0647Bipolar transistors in combination with diodes, or capacitors, or resistors, e.g. vertical bipolar transistor and bipolar lateral transistor and resistor
    • H01L27/0652Vertical bipolar transistor in combination with diodes, or capacitors, or resistors
    • H01L27/0664Vertical bipolar transistor in combination with diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095Body region, i.e. base region, of DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395Vertical transistors, e.g. vertical IGBT
    • H01L29/7396Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • H01L29/7397Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48491Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • H01L29/407Recessed field plates, e.g. trench field plates, buried field plates

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

本发明提供一种能够通过温度传感器而适当地实施温度检测的半导体装置。在本说明书所公开的半导体装置(2)中,表面绝缘膜(70)中的第一部分(70a)(即,沿着表面电极(40)的位于温度传感器(50)侧的第一边(40a)而延伸的部分中的、形成在有源区(100)的上部处的部分)的第一宽度(W1),与表面绝缘膜(70)中的第二部分(70b)(即,沿着表面电极(40)的第二边(40b)而延伸的部分中的、形成在有源区(100)的上部处的部分)的第二宽度(W2)相比而较宽。

Description

半导体装置
技术领域
本申请为2014年7月7日提交的日本专利申请特愿2014-139703的关联申请,本申请要求基于该日本专利申请的优先权,并援引该日本专利申请所记载的全部内容来作为构成本说明书的内容。
本发明涉及一种半导体装置。
背景技术
在日本特开2005-116702号公报中公开了一种在被形成于半导体基板上的半导体元件的表面电极的表面的一部分上接合有高热传导体的半导体装置。
发明内容
发明所要解决的课题
在这种半导体装置中有时会采用如下结构,即,利用绝缘膜而对表面电极的周边部分的表面进行覆盖,并在未形成有绝缘膜的开口部内的表面电极的表面上接合高热传导体。而且有时还采用如下结构,即,在半导体基板的半导体元件以外的部分处配置温度传感器。温度传感器优选为,尽量对半导体基板中的高温的部分的温度进行检测。在该情况下,未连接有高热传导体的范围的表面电极(即,形成有绝缘膜的范围的表面电极)的下部的半导体元件伴随着动作而产生的热量难以被传递到高热传导体上,从而存在高温化的可能性。在该情况下,在半导体基板中,与由温度传感器进行温度检测的部分相比,温度传感器未进行温度检测的部分的温度会变成高温,从而有可能会发生无法适当地进行温度检测的情况。
在本说明书中公开了一种能够通过温度传感器而适当地实施温度检测的半导体装置。
用于解决课题的方法
本说明书所公开的半导体装置具备半导体基板、栅绝缘膜、栅电极、表面电极、温度传感器、表面绝缘膜、热传导部件。半导体基板具备:第一区域,其为n型且为多个,并在半导体基板的表面上露出;体区,其为p型,并与第一区域相接,且在表面上露出;第二区域,其为n型,并与体区相接,且通过体区而与第一区域分离。栅绝缘膜与体区相接。栅电极经由栅绝缘膜而与第一区域和第二区域之间的体区对置。半导体基板具备在俯视观察表面时与第一区域以及第一区域各自之间的区域重叠的有源区、和有源区的外侧的非有源区。表面电极被形成在有源区内的表面上,并与第一区域以及体区连接。温度传感器被设置在非有源区内的表面的上方。表面绝缘膜被形成在非有源区内的表面上以及表面电极上,且从非有源区起跨及有源区而延伸,并且在表面电极上的至少一部分上具有开口部。热传导部件与开口部内的表面电极连接。表面电极具有在俯视观察表面时位于温度传感器侧的第一边、和位于第一边的相反侧的第二边。有源区内的表面电极上的表面绝缘膜中的沿着第一边而延伸的第一部分在从非有源区朝向有源区的方向上具有第一宽度。有源区内的表面电极上的表面绝缘膜中的沿着第二边而延伸的第二部分在从非有源区朝向有源区的方向上具有第二宽度。第一宽度宽于第二宽度。
体区包括p型杂质浓度较高的体接触区、以及与体接触区相比p型杂质浓度较低的低浓度区域。体接触区在半导体基板的表面上露出。在体接触区中连接有表面电极。低浓度区域被形成在体接触区的下侧。
根据上述结构,表面绝缘膜中的第一部分的第一宽度(即,在温度传感器侧,被形成在有源区上的表面绝缘膜的宽度)宽于表面绝缘膜中的第二部分的第二宽度(即,在温度传感器的相反侧被形成在有源区上的表面绝缘膜的宽度)。即,在第一部分的下部的半导体基板上,与第二部分的下部的半导体基板相比,所产生的热量难以被传递到热传导部件上,从而存在高温化的可能性。因此,根据上述的结构,温度传感器进行温度检测的部分与未由温度传感器进行温度检测的部分相比容易变成高温。因此,能够通过温度传感器而适当地实施半导体装置的温度检测。
附图说明
图1为表示第一实施例的半导体装置的俯视图。
图2为图1的Ⅱ-Ⅱ剖视图。
图3为表示第二实施例的半导体装置的剖视图(1)。
图4为表示第二实施例的半导体装置的剖视图(2)。
图5为表示第三实施例的半导体装置的俯视图。
图6为表示第四实施例的半导体装置的俯视图。
图7为表示第五实施例的半导体装置的俯视图。
具体实施方式
以下对下面所说明的实施例的特征进行列述。另外,以下的各个特征均是独立且有用的。
(特征1)半导体基板可以具有耐压区域,该耐压区域为p型,并被形成在非有源区内,且从表面起延伸至与体区相比而较深的位置为止。还可以在耐压区域与第一区域之间形成有体区。表面电极可以从有源区起延伸至与耐压区域的表面相接的位置为止,且与耐压区域连接。还可以采用如下方式,即,表面电极中的形成在非有源区内的部分中的沿着第一边而延伸的第三部分在从非有源区朝向有源区的方向上具有第三宽度。还可以采用如下方式,即,表面电极中的形成在非有源区内的部分中的沿着第二边而延伸的第四部分在从非有源区朝向有源区的方向上具有第四宽度。第四宽度可以宽于第三宽度。还可以采用如下方式,即,耐压区域中的形成在表面电极的下部的部分中的沿着第一边而延伸的第五部分在从非有源区朝向有源区的方向上具有第五宽度。还可以采用如下方式,即,耐压区域中的形成在表面电极的下部的部分中的沿着第二边而延伸的第六部分在从非有源区朝向有源区的方向上具有第六宽度。第六宽度可以宽于第五宽度。
第一实施例
图1所示的第一实施例的半导体装置2具备半导体基板10、两个表面电极40、温度传感器50、表面绝缘膜70、四个小信号衬垫80。另外,在图1中省略了被连接在表面电极40上的热传导部件60(参照图2)的图示。
半导体基板10为Si基板。在半导体基板10上形成有后文叙述的有源区100和非有源区110(参照图2)。半导体基板10的详细结构将在后文中进行说明。
表面电极40被连接在半导体基板10的表面上。表面电极40由Al、Ti、Ni、Au的层压膜而形成。表面电极40具有位于温度传感器50侧的第一边40a、和此外的第二边40b。在图1的右侧的表面电极40中的第一边40a上形成有用于配置温度传感器50的凹部45。构成凹部45的各个边45a、45b以及45c为第一边40a的一部分。
温度传感器50为能够对半导体基板10的温度进行检测的二极管。温度传感器50被设置在半导体基板10上且被置在在两个表面电极40之间。详细而言,温度传感器50被配置在半导体基板10上且被配置在图1的右侧的表面电极40的凹部45内。
表面绝缘膜70由聚酰亚胺形成。表面绝缘膜70被形成于半导体基板10中的未形成有表面电极40的部分的表面、温度传感器50的表面、以及表面电极40的周边部的表面上。表面电极40的表面中的未形成有表面绝缘膜70的部分为开口部72。开口部72的内侧露出有表面电极40。在露出的表面电极40的表面上接合有热传导部件60(省略图示)。
如图2所示,半导体基板10具备有源区100与非有源区110。有源区100包括在俯视观察半导体基板10的情况下形成有发射区24(后文叙述)的范围、以及形成在发射区24之间的范围。在俯视观察半导体基板10时,非有源区110被形成在有源区100的外侧。在非有源区110中不包含发射区24。
半导体基板10的表面(图2中上表面)上形成有多个沟槽19。在沟槽19的壁面上形成有栅绝缘膜20。栅绝缘膜20为硅氧化膜。在沟槽19内形成有栅电极22。
在面对有源区100的表面的区域内,形成有n+型的发射区24。发射区24以与栅绝缘膜20相接的方式而形成。此外,在面对有源区100的表面的区域以及发射区24的下侧,形成有p-型的体区16。体区16在发射区24的下侧与栅绝缘膜20相接。体区16被形成至与沟槽19的下端相比而较浅的位置为止。另外,体区16的一部分还被配置在非有源区110内。体区16包括被形成在面对半导体基板10的表面的范围内的体接触区16a、和被形成在体接触区16a以及发射区24的下侧的低浓度区域16b。体接触区16a的p型杂质浓度与低浓度区域16b的p型杂质浓度相比而较高。
在面对非有源区110的表面的区域内,形成有p+型的FLR(Field Limiting Ring:场限环的简称)区域18。FLR区域18被配置在与发射区24分离的位置处。在FLR区域18与发射区24之间配置有体区16(体接触区16a)。FLR区域18被形成至与体区16相比而较深的位置为止。更详细而言,FLR区域18被形成至与栅电极22的下端相比而较深的位置为止。
在体区16以及FLR区域18的下侧,形成有n-型的漂移区14。漂移区14通过体区16而与发射区24分离。在漂移区14的下侧且面对半导体基板10的背面(图2中下表面)的区域内,形成有p+型的集电区12。集电区12通过漂移区14而与体区16分离。在有源区100内,通过发射区24、体区16、漂移区14、集电区12、以及栅电极22而形成了多个IGBT(Insulated GateBipolar Transistor:绝缘栅双极性晶体管的简称)。
在半导体基板10的背面上,跨及整个面而形成有背面电极90。背面电极90与集电区12欧姆连接。
在半导体基板10的表面中的有源区100内的各个栅电极22的表面上,形成有绝缘膜30。此外,在非有源区110内的FLR区域18的表面上,形成有绝缘膜32。但是,绝缘膜32未被形成在FLR区域18中的有源区100附近的一部分表面上。
此外,在半导体基板10的表面上形成有表面电极40。表面电极40以覆盖各个绝缘膜30与绝缘膜32的一部分的方式而形成。表面电极40在未形成有绝缘膜30、32的范围内与半导体基板10相接,并且与发射区24、体接触区16a(即体区16)、以及FLR区域18欧姆连接。此外,表面电极40通过绝缘膜30而与有源区100内的栅电极22绝缘。有源区100内的栅电极22与小信号衬垫80(参照图1)连接。图2中的左侧的边(即,温度传感器50侧的边)为表面电极40的第一边40a,图2中的右侧的边(即,温度传感器50的相反侧的边)为第二边40b。如图2所示,第一边40a为表面电极40的左侧的上端部(即边缘部),第二边40b为表面电极40的右侧的上端部(即边缘部)。
在表面电极40的第一边40a侧的绝缘膜32的表面上配置有温度传感器50。
在温度传感器50的表面、绝缘膜32中未形成有表面电极40的部分的表面、以及表面电极40中周边部分的表面上,形成有表面绝缘膜70。如图2所示,表面绝缘膜70在从非有源区110起跨及有源区100的范围内延伸。在未形成有表面绝缘膜70的部分处形成有开口部72。
如图2所示,表面电极40上的表面绝缘膜70中的沿着第一边40a而延伸的部分中的、形成在所述有源区100的上部的部分、即第一部分70a,在从非有源区110朝向有源区100的方向上具有第一宽度W1。另一方面,表面电极40上的表面绝缘膜70中的沿着第二边40b而延伸的部分中的、形成在所述有源区100的上部的部分、即第二部分70b,在从非有源区110朝向有源区100的方向上具有第二宽度W2。如图2所示,第一宽度W1以与第二宽度W2相比而较宽的方式被形成。
在开口部72内的表面电极40的表面上,形成有热传导部件60。热传导部件60具有与半导体基板10或表面绝缘膜70的热传导率相比而较高的热传导率。热传导部件60的热传导率优选设定为,例如100W/m·K以上。在本实施例中,热传导部件60可使用Cu。热传导部件60经由焊锡62而与开口部72内的表面电极40的表面接合。
接下来,对本实施例的半导体装置2的动作进行说明。本实施例的半导体装置2以如下方式而被使用,即,表面电极40经由未图示的外部装置(例如电机等)而与接地电位连接,背面电极90与电源电位连接。当半导体装置2上被施加有电压时,在被形成于有源区100内的IGBT中,发射极侧(表面电极40)成为低电位,而集电极侧(背面电极90)成为高电位。当在该状态下向栅电极22上施加正电位(栅极-发射极之间电压)时,与栅绝缘膜20相接的范围内的体区16(即低浓度区域16b)将从p型反转为n型,从而形成沟道。当形成有沟道时,电子将从表面电极40起经由发射区24、体区16内的沟道、漂移区14、集电区12而向背面电极90流动。此外,空穴从背面电极90起通过集电区12而流入漂移区14。如此,在漂移区14内会产生电导率调制现象,从而漂移区14的电阻会较大程度地降低。即,IGBT将导通。即,在IGBT中将流动有集电极电流。当使向栅电极22的电位施加停止时,沟道将消失,从而IGBT将断开。即,在IGBT中流动的集电极电流将减少进而消失。流入漂移区14内的空穴穿过体区16(低浓度区域16b以及体接触区16a)而逸出到表面电极40处。此外,一部分空穴穿过FLR区域18而逸出到表面电极40处。
在本实施例中,如图2所示,表面绝缘膜70中的第一部分70a(即,在沿着表面电极40的位于温度传感器50侧的第一边40a而延伸的部分中的、形成在有源区100的上部的部分)的第一宽度W1,与表面绝缘膜70中的第二部分70b(即,在沿着表面电极40的第二边40b而延伸的部分中的、形成在有源区100的上部的部分)的第二宽度W2相比而较宽。因此,在使IGBT导通的情况下,在第一部分70a的下部的有源区100中,与第二部分70b的下部的有源区100相比,所产生的热量难以被传递到热传导部件60中。因此,第一部分70a的下部的有源区100与第二部分70b的下部的有源区100相比而成为高温。即,与温度传感器50接近的第一部分70a与远离温度传感器50的第二部分70b相比而成为高温。因此,能够利用温度传感器50来对半导体基板10内的更加高温的部分的温度进行测量。因此,通过基于温度传感器50的检测值,从而能够适当地对半导体装置2进行控制以使半导体装置2内的最高温度不超过标准值。
此外,通过以上述方式而缩窄远离温度传感器50的第二部分70b的宽度,从而能够提高半导体装置2的散热性能。
第二实施例
如图3、图4所示,在第二实施例中也与第一实施例同样,表面绝缘膜70的第二部分70b的第二宽度W2窄于第一部分70a的第一宽度W1。
在第二实施例中,非有源区110内的沿着第二边40b而延伸的表面电极40(即,第四部分41b)的宽度W4,与非有源区110内的沿着第一边40a而延伸的表面电极40(即,第三部分41a)的宽度W3相比而较宽。此外,在第二实施例中,沿着表面电极40的下部的第二边40b而延伸的FLR区域18(即,第六部分18b)的宽度W6,与沿着表面电极40的下部的第一边40a而延伸的FLR区域18(即,第五部分18a)的宽度W5相比而较宽。另外,宽度W3~W6是指从有源区100朝向非有源区110的方向上的尺寸。
如此,也可以采用如下方式,即,配合第一宽度W1以及第二宽度W2而使非有源区110内的表面电极40的宽度W3、W4不同。在该情况下,通过以如上方式而对表面电极40的下部的FLR区域18的宽度W5、W6进行设定,从而能够缩小发射区24与FLR区域18之间的距离上的由位置所导致的偏差。更详细而言,几乎能够使之相同。在图3、图4的示例中,发射区24a与第五部分18a之间的距离(图3)和发射区24b与第六部分18b之间的距离(图4)几乎能够相同。
在采用图3、图4的结构的情况下,若在FLR区域18与发射区24之间的距离上产生偏差,则在FLR区域18与发射区24之间的距离较大的部位处,IGBT的断开时的空穴的逸出性将恶化,从而有可能造成半导体装置2的断开时的破坏耐受量降低。在这一点上,在本实施例中,表面电极40的第四部分41b(即,沿着第二边40b而延伸的部分中的非有源区110上的部分;参照图4)的第四宽度W4,与表面电极40的第三部分41a(即,沿着第一边40a而延伸的部分中的非有源区110上的部分;参照图3)的第三宽度W3相比而较宽,FLR区域18的第六部分18b(即,沿着表面电极40的下侧的部分中的第二边40b而延伸的部分;参照图4)的第六宽度W6,与FLR区域18的第五部分18a(即,沿着表面电极40的下侧的部分中第一边40a而延伸的部分;图3)的第五宽度W5相比而较宽。因此,FLR区域18的第五部分18a与有源区100的距离(参照图3)、和FLR区域18的第六部分18b与有源区100的距离(参照图4)之差变小。更详细而言,几乎能够相同。因此,能够使IGBT的断开时的空穴的逸出性的偏差变小。因此,能够抑制半导体装置2的破坏耐受量降低的情况。
第三实施例
关于第三实施例的半导体装置2,对与第一、第二实施例不同的点进行说明。如图5所示,在本实施例中,在半导体基板10上形成有四个表面电极40的这一点与第一、第二实施例不同。在各个表面电极40中,温度传感器50侧的两个边为第一边40a,余下的两个边为第二边40b。在本实施例中也设为,表面绝缘膜70中的沿着表面电极40的第一边40a而延伸的部分的宽度宽于沿着第二边40b而延伸的部分的宽度。第一边40a周边的截面结构以及第二边40b周边的截面结构与第一、第二实施例相同(参照图2、图3、图4)。
第四实施例
关于第四实施例的半导体装置2,对与第一、第二实施例不同的点进行说明。如图6所示,在本实施例中,在半导体基板10上形成有四个表面电极40的这一点与第一、第二实施例不同。温度传感器50被形成在两个表面电极40(图6中的左起的两个表面电极40)之间。在两个表面电极40中,温度传感器50侧的一边为第一边40a,余下的一边为第二边40b。此外,附近未被配置有温度传感器50的一个表面电极40(图6中的最右边的表面电极40)的各个边也是第二边40b。在本实施例中也设为,在表面绝缘膜70中的沿着表面电极40的第一边第一边而延伸的部分40a的宽度宽于沿着第二边40b而延伸的部分的宽度。第一边40a周边的截面结构以及第二边40b周边的截面结构与第一、第二实施例相同(参照图2、图3、图4)。
第五实施例
关于第五实施例的半导体装置2,对与第一、第二实施例不同点进行说明。如图7所示,在本实施例中,被形成在半导体基板10上的两个表面电极40的配置方向与第一、第二实施例不同。在本实施例中,各个表面电极40具有位于温度传感器50侧的第一边40a、和此外的第二边40b。在本实施例中,表面绝缘膜70中的沿着表面电极40的第一边40a而延伸的部分的宽度宽于沿着第二边40b而延伸的部分的宽度。第一边40a周边的截面结构以及第二边40b周边的截面结构与第一、第二实施例相同(参照图2、图3、图4)。
以上,虽然对本发明的具体示例进行了详细说明,但这些只不过是示例,而不是对权利要求书进行限定的内容。在权利要求书所记载的技术中,还包括对以上所例示的具体示例进行各种变形、变更的内容。例如,还可以采用以下的改变例。
(改变例1)在半导体基板10中,并不仅限于IGBT,还可以制作并装入MOSFET等的具备绝缘栅电极的其他功率半导体元件。此外,半导体基板10并不仅限于Si材料制的部件,还可以为SiC材料制的部件或GaN材料制的部件。
此外,本说明书或者附图中所说明的技术要素为,可以单独或通过各种组合来发挥技术上的有用性的要素,其并不限定于申请时权利要求所记载的组合。此外,本说明书或者附图中所例示的技术能够同时实现多个目的,并且实现其中一个目的本身也具有技术上的有用性。

Claims (2)

1.一种半导体装置,具备:
半导体基板、栅绝缘膜、栅电极、表面电极、温度传感器、表面绝缘膜、热传导部件,
所述半导体基板具备:
第一区域,其为n型且为多个,并在所述半导体基板的表面上露出;
体区,其为p型,并与所述第一区域相接,且在所述表面上露出;
第二区域,其为n型,并与所述体区相接,且通过所述体区而与所述第一区域分离,
所述栅绝缘膜与所述体区相接,
所述栅电极经由所述栅绝缘膜而与所述第一区域和所述第二区域之间的所述体区对置,
所述半导体基板具备在俯视观察所述表面时与所述第一区域以及所述第一区域各自之间的区域重叠的有源区、和所述有源区的外侧的非有源区,
所述表面电极被形成在所述有源区内的所述表面上,并与所述第一区域以及所述体区连接,
所述温度传感器被设置在所述非有源区内的所述表面的上方,
所述表面绝缘膜被形成在所述非有源区内的所述表面上以及所述表面电极上,且从所述非有源区起跨及所述有源区而延伸,并且在所述表面电极上的至少一部分上具有开口部,
所述热传导部件与所述开口部内的所述表面电极连接,
所述表面电极具有在俯视观察所述表面时位于所述温度传感器侧的第一边、和位于所述第一边的相反侧的第二边,
所述有源区内的所述表面电极上的所述表面绝缘膜中的沿着所述第一边而延伸的第一部分在从所述非有源区朝向所述有源区的方向上具有第一宽度,
所述有源区内的所述表面电极上的所述表面绝缘膜中的沿着所述第二边而延伸的第二部分在从所述非有源区朝向所述有源区的方向上具有第二宽度,
所述第一宽度宽于所述第二宽度。
2.如权利要求1所述的半导体装置,其中,
所述半导体基板具有耐压区域,该耐压区域为p型并被形成在所述非有源区内且从所述表面起延伸至与所述体区相比而较深的位置为止,
在所述耐压区域与所述第一区域之间形成有所述体区,
所述表面电极从所述有源区起延伸至与所述耐压区域的表面相接的位置为止,且与所述耐压区域连接,
所述表面电极中的形成在所述非有源区内的部分中的沿着所述第一边而延伸的第三部分在从所述非有源区朝向所述有源区的方向上具有第三宽度,
所述表面电极中的形成在所述非有源区内的部分中的沿着所述第二边而延伸的第四部分在从所述非有源区朝向所述有源区的方向上具有第四宽度,
所述第四宽度宽于所述第三宽度,
所述耐压区域中的形成在所述表面电极的下部处的部分中的沿着所述第一边而延伸的第五部分在从所述非有源区朝向所述有源区的方向上具有第五宽度,
所述耐压区域中的形成在所述表面电极的下部处的部分中的沿着所述第二边而延伸的第六部分在从所述非有源区朝向所述有源区的方向上具有第六宽度,
所述第六宽度宽于所述第五宽度。
CN201580036816.2A 2014-07-07 2015-05-08 半导体装置 Active CN106471623B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2014139703A JP6152831B2 (ja) 2014-07-07 2014-07-07 半導体装置
JP2014-139703 2014-07-07
PCT/JP2015/063356 WO2016006313A1 (ja) 2014-07-07 2015-05-08 半導体装置

Publications (2)

Publication Number Publication Date
CN106471623A true CN106471623A (zh) 2017-03-01
CN106471623B CN106471623B (zh) 2019-10-29

Family

ID=55063957

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201580036816.2A Active CN106471623B (zh) 2014-07-07 2015-05-08 半导体装置

Country Status (5)

Country Link
US (1) US9735081B2 (zh)
JP (1) JP6152831B2 (zh)
CN (1) CN106471623B (zh)
DE (1) DE112015003158T5 (zh)
WO (1) WO2016006313A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6932998B2 (ja) * 2017-05-25 2021-09-08 富士電機株式会社 炭化ケイ素mosfet及びその製造方法
JP6619393B2 (ja) * 2017-06-28 2019-12-11 三菱電機株式会社 電力変換装置
JP7091714B2 (ja) 2018-03-01 2022-06-28 株式会社デンソー 半導体装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1619799A (zh) * 2003-11-21 2005-05-25 株式会社电装 具有一对散热片的半导体装置
CN1906766A (zh) * 2004-01-15 2007-01-31 本田技研工业株式会社 半导体装置的模块结构
JP2013153079A (ja) * 2012-01-25 2013-08-08 Toyota Motor Corp 半導体装置およびその製造方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005116702A (ja) 2003-10-06 2005-04-28 Fuji Electric Holdings Co Ltd パワー半導体モジュール
JP5560538B2 (ja) * 2008-05-22 2014-07-30 富士電機株式会社 半導体装置の製造方法
JP2011066371A (ja) * 2009-08-18 2011-03-31 Denso Corp 半導体装置およびその製造方法
JP5407784B2 (ja) * 2009-11-13 2014-02-05 トヨタ自動車株式会社 半導体装置
JP2013105932A (ja) * 2011-11-15 2013-05-30 Toyota Motor Corp 半導体装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1619799A (zh) * 2003-11-21 2005-05-25 株式会社电装 具有一对散热片的半导体装置
CN1906766A (zh) * 2004-01-15 2007-01-31 本田技研工业株式会社 半导体装置的模块结构
JP2013153079A (ja) * 2012-01-25 2013-08-08 Toyota Motor Corp 半導体装置およびその製造方法

Also Published As

Publication number Publication date
WO2016006313A1 (ja) 2016-01-14
US20170154833A1 (en) 2017-06-01
DE112015003158T5 (de) 2017-03-23
CN106471623B (zh) 2019-10-29
JP2016018848A (ja) 2016-02-01
JP6152831B2 (ja) 2017-06-28
US9735081B2 (en) 2017-08-15

Similar Documents

Publication Publication Date Title
CN102610639B (zh) 半导体装置
JP4185157B2 (ja) 半導体素子及び電気機器
WO2016009616A1 (ja) 半導体装置
JP6415749B2 (ja) 炭化珪素半導体装置
CN105849909A (zh) 半导体装置以及半导体装置的制造方法
CN105122452B (zh) 半导体装置
JP6424524B2 (ja) 半導体装置および半導体装置の製造方法
JP6729452B2 (ja) 半導体装置
US8653606B2 (en) Semiconductor device and power conversion device using same
TWI626729B (zh) Semiconductor device
JPWO2007013377A1 (ja) 半導体素子及び電気機器
JP2014099444A (ja) 半導体装置
JP5706275B2 (ja) ダイオード、半導体装置およびmosfet
JP5906914B2 (ja) トランジスタの駆動回路
JP2016009712A (ja) 炭化珪素半導体装置
WO2018034127A1 (ja) 半導体装置
CN106471623A (zh) 半导体装置
JP5233158B2 (ja) 炭化珪素半導体装置
CN104321875A (zh) 高耐压半导体装置
JP2023027148A (ja) 半導体装置
JP2013069871A (ja) 半導体装置
WO2016143099A1 (ja) 半導体装置およびその製造方法、並びに電力変換装置
KR102241012B1 (ko) 다이오드 내장형 반도체 소자
WO2023053439A1 (ja) 電力用半導体装置
JP6750589B2 (ja) 半導体装置

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20200409

Address after: Aichi Prefecture, Japan

Patentee after: DENSO Corp.

Address before: Aichi Prefecture, Japan

Patentee before: Toyota Motor Corp.

TR01 Transfer of patent right