CN105405814B - 半导体装置 - Google Patents
半导体装置 Download PDFInfo
- Publication number
- CN105405814B CN105405814B CN201510574471.8A CN201510574471A CN105405814B CN 105405814 B CN105405814 B CN 105405814B CN 201510574471 A CN201510574471 A CN 201510574471A CN 105405814 B CN105405814 B CN 105405814B
- Authority
- CN
- China
- Prior art keywords
- metal pattern
- installing component
- slit
- semiconductor device
- insulating resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3675—Cooling facilitated by shape of device characterised by the shape of the housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49894—Materials of the insulating layers or coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10254—Diamond [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Geometry (AREA)
- Ceramic Engineering (AREA)
- Dispersion Chemistry (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
本发明得到一种半导体装置,其能够抑制制造成本的上升并且确保可靠性。基板(1)具有绝缘树脂(2)和设置在绝缘树脂(2)上的金属图案(3)。安装部件(5)安装在金属图案(3)上。环氧树脂(7)对金属图案(3)以及安装部件(5)进行封装。在安装部件(5)的周边,在金属图案(3)中设置有狭缝(8)。在狭缝(8)处从金属图案(3)露出的绝缘树脂(2)与环氧树脂(7)紧密贴合。
Description
技术领域
本发明涉及一种利用环氧树脂对安装在基板的金属图案上的安装部件进行封装的半导体装置。
背景技术
为了提高功率半导体装置的生产效率和可靠性,利用分散有填料的环氧树脂进行封装的技术正在普及。但是,焊料及金属图案与环氧树脂之间的紧贴性较差,产生以它们之间的界面为起点的剥离。因此,在经受热过程时,向导线、电子部件以及半导体芯片施加由环氧树脂的膨胀收缩所产生的应力,产生导线剥离、半导体芯片的特性变动。
对此,提出了如下技术,即,在基板上的金属图案中设置狭缝而产生锚固效应,由此防止导线及半导体芯片周边处的树脂滑动(例如,参照专利文献1)。
专利文献1:日本特开2006-32617号公报
在现有的装置中,作为基板的绝缘层而使用了陶瓷,因此在狭缝处,陶瓷与环氧树脂紧密贴合。但是,环氧树脂与陶瓷的线膨胀系数之差较大,因此应力在它们的界面处集中,装置的可靠性下降。因此,存在必须在二者之间涂布被覆膜,由于工序的追加而使制造成本上升的问题。
发明内容
本发明就是为了解决上述课题而提出的,其目的在于得到一种半导体装置,其能够抑制制造成本的上升并且确保可靠性。
本发明所涉及的半导体装置的特征在于,具备:基板,其具有绝缘树脂和设置在所述绝缘树脂上的金属图案;安装部件,其安装在所述金属图案上;以及环氧树脂,其对所述金属图案以及所述安装部件进行封装,在所述安装部件的周边,在所述金属图案中设置狭缝,在所述狭缝处从所述金属图案露出的所述绝缘树脂与所述环氧树脂紧密贴合。
发明的效果
在本发明中,在安装部件的周边,在金属图案中设置有狭缝。利用该狭缝的锚固效应抑制环氧树脂的移动,由此能够抑制应力。另外,作为基板的绝缘层而使用绝缘树脂,减小与作为封装材料的环氧树脂之间的线膨胀系数之差。由此,能够在不使用被覆膜的状态下,抑制在它们之间的界面处产生的应力。其结果,能够抑制制造成本的上升并且确保可靠性。
附图说明
图1是表示本发明的实施方式1所涉及的半导体装置的俯视图。
图2是沿图1的I-II的剖面图。
图3是将本发明的实施方式2所涉及的半导体装置的主要部分进行放大得到的俯视图。
图4是将本发明的实施方式3所涉及的半导体装置的主要部分进行放大得到的俯视图。
图5是将本发明的实施方式4所涉及的半导体装置的主要部分进行放大得到的俯视图。
图6是将本发明的实施方式5所涉及的半导体装置的主要部分进行放大得到的俯视图。
图7是将本发明的实施方式6所涉及的半导体装置的主要部分进行放大得到的俯视图。
图8是将本发明的实施方式7所涉及的半导体装置的主要部分进行放大得到的俯视图。
图9是将本发明的实施方式8所涉及的半导体装置的主要部分进行放大得到的俯视图。
图10是将本发明的实施方式9所涉及的半导体装置的主要部分进行放大得到的俯视图。
标号的说明
1基板,2绝缘树脂,3金属图案,5安装部件,7环氧树脂,8狭缝,9凹坑(狭缝)
具体实施方式
参照附图,对本发明的实施方式所涉及的半导体装置进行说明。对于相同或相对应的结构要素标注相同的标号,有时省略重复的说明。
实施方式1
图1是表示本发明的实施方式1所涉及的半导体装置的俯视图。图2是沿图1的I-II的剖面图。
基板1具有:绝缘树脂2、在绝缘树脂2上设置的金属图案3、以及在绝缘树脂2的背面设置的背面图案4。安装部件5利用焊料安装在金属图案3上。安装部件5例如是半导体芯片。导线6与安装部件5进行键合。
分散有填料的环氧树脂7对金属图案3、安装部件5、以及导线6进行封装。在安装部件5的周边,在金属图案3中设置有狭缝8。在狭缝8处从金属图案3露出的绝缘树脂2与环氧树脂7紧密贴合。
在本实施方式中,在安装部件5的周边,在金属图案3中设置有狭缝8。利用该狭缝8的锚固效应抑制环氧树脂7的移动,由此能够抑制应力。另外,作为基板1的绝缘层而使用绝缘树脂2,减小与作为封装材料的环氧树脂7之间的线膨胀系数之差。由此,能够在不使用被覆膜的状态下,抑制在它们之间的界面处产生的应力。其结果,能够抑制制造成本的上升并且确保可靠性。
实施方式2
图3是将本发明的实施方式2所涉及的半导体装置的主要部分进行放大得到的俯视图。在本实施方式中,在安装部件5的4个角部设置有直线型的狭缝8。由此,能够抑制在安装部件5的角部处产生的应力。另外,为了充分地抑制应力,安装部件5与狭缝8的间隔D优选小于或等于5mm,狭缝8的宽度W优选大于或等于金属图案3的厚度。其他结构以及效果与实施方式1相同。
实施方式3
图4是将本发明的实施方式3所涉及的半导体装置的主要部分进行放大得到的俯视图。在本实施方式中,沿安装部件5的4个角部设置有L字型狭缝8。由此,能够进一步抑制在安装部件5的角部处产生的应力。另外,在安装部件5的安装时,L字型的狭缝8成为记号,因此能够抑制安装部件5的位置偏差。其他结构以及效果与实施方式1相同。
实施方式4
图5是将本发明的实施方式4所涉及的半导体装置的主要部分进行放大得到的俯视图。在本实施方式中,沿安装部件5的4个边设置有直线状狭缝8。由此,能够抑制在安装部件5的边处产生的应力。其他结构以及效果与实施方式1相同。
实施方式5
图6是将本发明的实施方式5所涉及的半导体装置的主要部分进行放大得到的俯视图。在本实施方式中,沿安装部件5的4个角部设置有L字型狭缝8,并且,沿安装部件5的4个边设置有直线状狭缝8。由此,能够得到实施方式3、4两者的效果。其他结构以及效果与实施方式1相同。
实施方式6
图7是将本发明的实施方式6所涉及的半导体装置的主要部分进行放大得到的俯视图。在本实施方式中,狭缝8对安装部件5的周围进行包围。由此,能够抑制在安装部件5的整个周围产生的应力。其他结构以及效果与实施方式1相同。
实施方式7
图8是将本发明的实施方式7所涉及的半导体装置的主要部分进行放大得到的俯视图。在本实施方式中,作为狭缝,设置有对安装部件5的周围进行包围的多个凹坑(dimple)9。由此,能够均匀地抑制在安装部件5的周围产生的应力。另外,与实施方式6相比,散热性较高。其他结构以及效果与实施方式1相同。
实施方式8
图9是将本发明的实施方式8所涉及的半导体装置的主要部分进行放大得到的俯视图。在本实施方式中,在相互分离的2个安装部件5之间的一部分处,设置有狭缝8。由此,能够维持相邻的2个安装部件5之间的导通,并且抑制在两者之间产生的应力。其他结构以及效果与实施方式1相同。
实施方式9
图10是将本发明的实施方式9所涉及的半导体装置的主要部分进行放大得到的俯视图。在本实施方式中,狭缝8为椭圆形。由此,能够将狭缝8的开口面积确保得较大,因此应力的抑制效果变大。另外,与直线型狭缝相比,能够获得较大的散热路径,因此散热性也较好。其他结构以及效果与实施方式1相同。
此外,在实施方式1~9中,安装部件5也可以是如热敏电阻这样横跨在2个金属图案3之间进行安装的电子部件。另外,实施方式1~9所涉及的半导体装置能够适用于逆变器系统。
另外,安装部件5不限于由硅形成的半导体芯片,也可以是由带隙比硅大的宽带隙半导体形成的。宽带隙半导体例如是碳化硅、氮化镓类材料、或者金刚石。由这种宽带隙半导体形成的半导体芯片由于耐电压性、允许电流密度较高,所以能够进行小型化。通过使用该小型化的半导体芯片,组装了该半导体芯片的半导体装置也能够进行小型化。另外,由于半导体芯片的耐热性较高,所以散热器的散热片也能够进行小型化,能够将水冷部进行空冷化,因而能够将半导体模块进一步小型化。另外,半导体芯片的功率损耗低、效率高,因而能够进行半导体模块的高效化。
Claims (7)
1.一种半导体装置,其特征在于,具备:
基板,其具有绝缘树脂和设置在所述绝缘树脂上的金属图案;
安装部件,其安装在所述金属图案上;以及
环氧树脂,其对所述金属图案以及所述安装部件进行封装,
在所述安装部件的周边,在所述金属图案的连为一体的部分中设置狭缝,
在所述狭缝处从所述金属图案露出的所述绝缘树脂与所述环氧树脂紧密贴合,
所述狭缝是沿所述安装部件的角部设置的L字型狭缝。
2.一种半导体装置,其特征在于,具备:
基板,其具有绝缘树脂和设置在所述绝缘树脂上的金属图案;
安装部件,其安装在所述金属图案上;以及
环氧树脂,其对所述金属图案以及所述安装部件进行封装,
在所述安装部件的周边,在所述金属图案的连为一体的部分中设置狭缝,
在所述狭缝处从所述金属图案露出的所述绝缘树脂与所述环氧树脂紧密贴合,
所述狭缝具有沿所述安装部件的角部设置的L字型狭缝、以及沿所述安装部件的边设置的直线状狭缝。
3.一种半导体装置,其特征在于,具备:
基板,其具有绝缘树脂和设置在所述绝缘树脂上的金属图案;
安装部件,其安装在所述金属图案上;以及
环氧树脂,其对所述金属图案以及所述安装部件进行封装,
在所述安装部件的周边,在所述金属图案的连为一体的部分中设置狭缝,
在所述狭缝处从所述金属图案露出的所述绝缘树脂与所述环氧树脂紧密贴合,
所述狭缝对所述安装部件的周围进行包围。
4.一种半导体装置,其特征在于,具备:
基板,其具有绝缘树脂和设置在所述绝缘树脂上的金属图案;
安装部件,其安装在所述金属图案上;以及
环氧树脂,其对所述金属图案以及所述安装部件进行封装,
在所述安装部件的周边,在所述金属图案的连为一体的部分中设置狭缝,
在所述狭缝处从所述金属图案露出的所述绝缘树脂与所述环氧树脂紧密贴合,
所述安装部件具有相互分离的2个安装部件,
所述狭缝设置在所述2个安装部件之间的一部分处。
5.根据权利要求1~4中任一项所述的半导体装置,其特征在于,
所述安装部件与所述狭缝的间隔小于或等于5mm。
6.根据权利要求1~4中任一项所述的半导体装置,其特征在于,
所述狭缝的宽度大于或等于所述金属图案的厚度。
7.根据权利要求1~4中任一项所述的半导体装置,其特征在于,
所述安装部件由宽带隙半导体形成。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014184186A JP6252412B2 (ja) | 2014-09-10 | 2014-09-10 | 半導体装置 |
JP2014-184186 | 2014-09-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105405814A CN105405814A (zh) | 2016-03-16 |
CN105405814B true CN105405814B (zh) | 2018-10-26 |
Family
ID=55358680
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510574471.8A Active CN105405814B (zh) | 2014-09-10 | 2015-09-10 | 半导体装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US9355999B2 (zh) |
JP (1) | JP6252412B2 (zh) |
CN (1) | CN105405814B (zh) |
DE (1) | DE102015215132B4 (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3608951A4 (en) | 2017-03-23 | 2020-12-16 | Kabushiki Kaisha Toshiba | CERAMIC-METAL CIRCUIT BOARD AND SEMICONDUCTOR COMPONENT WITH USE THEREOF |
JP6727427B2 (ja) * | 2017-05-10 | 2020-07-22 | 三菱電機株式会社 | 半導体装置、及び、その製造方法、並びに、電力変換装置、及び、移動体 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1132003A (zh) * | 1994-08-15 | 1996-09-25 | 西铁城时计株式会社 | 半导体装置 |
CN1702855A (zh) * | 2004-05-28 | 2005-11-30 | Nec化合物半导体器件株式会社 | 插入式基板、半导体封装件和半导体装置及其制造方法 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001189401A (ja) * | 1999-12-28 | 2001-07-10 | Hitachi Ltd | 配線基板及び半導体装置 |
US7034382B2 (en) | 2001-04-16 | 2006-04-25 | M/A-Com, Inc. | Leadframe-based chip scale package |
JP4672290B2 (ja) * | 2004-06-16 | 2011-04-20 | 富士通株式会社 | 回路基板、パッケージ基板の製造方法及びパッケージ基板 |
JP4319591B2 (ja) | 2004-07-15 | 2009-08-26 | 株式会社日立製作所 | 半導体パワーモジュール |
KR101391924B1 (ko) | 2007-01-05 | 2014-05-07 | 페어차일드코리아반도체 주식회사 | 반도체 패키지 |
JP5071405B2 (ja) * | 2009-02-13 | 2012-11-14 | 三菱電機株式会社 | 電力用半導体装置 |
DE102011078582A1 (de) | 2011-07-04 | 2013-01-10 | Robert Bosch Gmbh | Verfahren zum Herstellen von strukturierten Sinterschichten und Halbleiterbauelement mit strukturierter Sinterschicht |
WO2013136895A1 (ja) * | 2012-03-15 | 2013-09-19 | 富士電機株式会社 | 半導体装置 |
US8884443B2 (en) * | 2012-07-05 | 2014-11-11 | Advanced Semiconductor Engineering, Inc. | Substrate for semiconductor package and process for manufacturing |
JP5812146B2 (ja) | 2014-04-14 | 2015-11-11 | 株式会社三洋物産 | 遊技機 |
WO2015182284A1 (ja) * | 2014-05-30 | 2015-12-03 | 富士電機株式会社 | 半導体装置 |
-
2014
- 2014-09-10 JP JP2014184186A patent/JP6252412B2/ja active Active
-
2015
- 2015-06-02 US US14/728,167 patent/US9355999B2/en active Active
- 2015-08-07 DE DE102015215132.8A patent/DE102015215132B4/de active Active
- 2015-09-10 CN CN201510574471.8A patent/CN105405814B/zh active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1132003A (zh) * | 1994-08-15 | 1996-09-25 | 西铁城时计株式会社 | 半导体装置 |
CN1702855A (zh) * | 2004-05-28 | 2005-11-30 | Nec化合物半导体器件株式会社 | 插入式基板、半导体封装件和半导体装置及其制造方法 |
Also Published As
Publication number | Publication date |
---|---|
DE102015215132A1 (de) | 2016-03-10 |
JP6252412B2 (ja) | 2017-12-27 |
DE102015215132B4 (de) | 2021-07-29 |
JP2016058574A (ja) | 2016-04-21 |
CN105405814A (zh) | 2016-03-16 |
US20160071821A1 (en) | 2016-03-10 |
US9355999B2 (en) | 2016-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5511621B2 (ja) | 半導体装置 | |
JP6370257B2 (ja) | 半導体装置 | |
JP4539773B2 (ja) | 半導体装置およびその製造方法 | |
US9275921B2 (en) | Semiconductor device | |
JP6293043B2 (ja) | 半導体モジュール | |
US9768092B2 (en) | Carrier package and carrier with plural heat conductors | |
JP7247574B2 (ja) | 半導体装置 | |
JP6129355B2 (ja) | 電力半導体装置 | |
CN105405814B (zh) | 半导体装置 | |
CN107301987B (zh) | 半导体装置的散热结构 | |
US9905490B2 (en) | Semiconductor device | |
US10964627B2 (en) | Integrated electronic device having a dissipative package, in particular dual side cooling package | |
US20190051577A1 (en) | Electronic device | |
CN108346630A (zh) | 散热型封装结构 | |
US9099451B2 (en) | Power module package and method of manufacturing the same | |
JP2013016766A (ja) | パワーモジュールパッケージ及びその製造方法 | |
US9892991B2 (en) | Connectable package extender for semiconductor device package | |
US20150179540A1 (en) | Semiconductor device | |
KR20170095681A (ko) | 파워 모듈 및 그 제조 방법 | |
JP7178978B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP6301031B1 (ja) | 半導体装置 | |
CN106340499A (zh) | 半导体模块 | |
JP2018018952A (ja) | 半導体装置 | |
JP2017117903A (ja) | 回路構成体 | |
JP2016033943A (ja) | パワーモジュール |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |