CN104157611A - 氧化物半导体tft基板的制作方法及其结构 - Google Patents

氧化物半导体tft基板的制作方法及其结构 Download PDF

Info

Publication number
CN104157611A
CN104157611A CN201410415944.5A CN201410415944A CN104157611A CN 104157611 A CN104157611 A CN 104157611A CN 201410415944 A CN201410415944 A CN 201410415944A CN 104157611 A CN104157611 A CN 104157611A
Authority
CN
China
Prior art keywords
layer
transparent conductive
oxide semiconductor
conductive membrane
severe doping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201410415944.5A
Other languages
English (en)
Other versions
CN104157611B (zh
Inventor
王俊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201410415944.5A priority Critical patent/CN104157611B/zh
Priority to US14/429,779 priority patent/US9899421B2/en
Priority to PCT/CN2014/086260 priority patent/WO2016026179A1/zh
Publication of CN104157611A publication Critical patent/CN104157611A/zh
Application granted granted Critical
Publication of CN104157611B publication Critical patent/CN104157611B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45—Ohmic electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明提供一种氧化物半导体TFT基板的制作方法及其结构。该方法包括如下步骤：1、在基板(1)上形成栅极(3)及第一重度掺杂透明导电薄膜层(2)；2、沉积栅极绝缘层(4)；3、形成岛状氧化物半导体层(5)；4、形成岛状蚀刻阻挡层(6)；5、形成源/漏极(8)、第二、第三重度掺杂透明导电薄膜层(7、9)，所述源/漏极(8)借由第二重度掺杂透明导电薄膜层(7)与氧化物半导体层(5)的两侧部(53)接触，形成电性连接；6、沉积并图案化保护层(10)；7、沉积并图案化像素电极层(11)，其借由所述第三重度掺杂透明导电薄膜层(9)与源/漏极(8)接触，形成电性连接；8、退火处理。

Description

氧化物半导体TFT基板的制作方法及其结构
技术领域
本发明涉及显示技术领域，尤其涉及一种氧化物半导体TFT基板的制作方法及其结构。
背景技术
平板显示装置具有机身薄、省电、无辐射等众多优点，得到了广泛的应用。现有的平板显示装置主要包括液晶显示装置(Liquid Crystal Display，LCD)及有机电致发光显示装置(Organic Light Emitting Display，OLED)。
基于有机发光二极管的OLED显示技术同成熟的LCD相比，OLED是主动发光的显示器，具有自发光、高对比度、宽视角(达170°)、快速响应、高发光效率、低操作电压(3～10V)、超轻薄(厚度小于2mm)等优势，具有更优异的彩色显示画质、更宽广的观看范围和更大的设计灵活性。
薄膜晶体管(Thin Film Transistor，TFT)是平板显示装置的重要组成部分，可形成在玻璃基板或塑料基板上，通常作为开光装置和驱动装置用在诸如LCD、OLED、电泳显示装置(EPD)上。
氧化物半导体TFT技术是当前的热门技术。由于氧化物半导体的载流子迁移率是非晶硅半导体的20-30倍，具有较高的电子迁移率，可以大大提高TFT对像素电极的充放电速率，提高像素的响应速度，实现更快的刷新率，并能够提高像素的行扫描速率，使得制作超高分辨率的平板显示装置成为可能。相比低温多晶硅(LTPS)，氧化物半导体制程简单，与非晶硅制程相容性较高，可以应用于LCD、OLED、柔性显示(Flexible)等领域，且与高世代生产线兼容，可应用于大中小尺寸显示，具有良好的应用发展前景。
现有的氧化物半导体TFT基板结构中，氧化物半导体层直接与源/漏极接触，二者之间形成电性连接；像素电极层直接与源/漏极接触，二者之间形成电性连接；但氧化物半导体层与源/漏极之间、及像素电极层与源/漏极之间的欧姆接触电阻较大，导致平板显示装置的驱动电压较高、功耗较高、响应速度较低。
节能降耗是当今社会发展的需要，努力开发低功耗的显示装置成为了各个显示装置生产厂家的重要目标。
发明内容
本发明的目的在于提供一种氧化物半导体TFT基板的制作方法，能够改善氧化物半导体层与源/漏极、及像素电极层与源/漏极之间的欧姆接触，减小欧姆接触电阻，降低平板显示装置的阈值电压，从而有效降低平板显示装置的功耗，提高其响应速度。
本发明的目的还在于提供一种氧化物半导体TFT基板结构，其氧化物半导体层与源/漏极之间、及像素电极层与源/漏极之间的欧姆接触电阻较小，使得平板显示装置的阈值电压较低、功耗较低、响应速度较快。
为实现上述目的，本发明首先提供一种氧化物半导体TFT基板的制作方法，包括如下步骤：
步骤1、提供一基板，在该基板上依次沉积并图案化第一重度掺杂透明导电薄膜层与第一金属层，形成栅极、及位于该栅极下表面并与该栅极同样形状的第一重度掺杂透明导电薄膜层；
步骤2、在所述栅极与基板上沉积栅极绝缘层；
步骤3、在所述栅极绝缘层上沉积并图案化氧化物半导体层，形成位于所述栅极正上方的岛状氧化物半导体层；
步骤4、在所述岛状氧化物半导体层与栅极绝缘层上沉积并图案化蚀刻阻挡层，形成位于所述岛状氧化物半导体层上的岛状蚀刻阻挡层；
所述岛状蚀刻阻挡层的宽度小于所述岛状氧化物半导体层的宽度；所述岛状蚀刻阻挡层覆盖岛状氧化物半导体层的中间部而暴露出岛状氧化物半导体层的两侧部；
步骤5、在所述岛状蚀刻阻挡层与栅极绝缘层上依次沉积并图案化第二重度掺杂透明导电薄膜层、第二金属层、与第三重度掺杂透明导电薄膜层，形成源/漏极、位于该源/漏极下表面并与该源/漏极同样形状的第二重度掺杂透明导电薄膜层、及位于该源/漏极上表面并与该源/漏极同样形状的第三重度掺杂透明导电薄膜层；
所述源/漏极借由第二重度掺杂透明导电薄膜层与所述氧化物半导体层的两侧部接触，形成电性连接；
步骤6、在所述第三重度掺杂透明导电薄膜层与蚀刻阻挡层上沉积并图案化保护层，形成位于所述岛状氧化物半导体层一侧的通孔；
步骤7、在所述保护层上沉积并图案化像素电极层；
所述像素电极层填充所述通孔，并借由所述第三重度掺杂透明导电薄膜层与源/漏极接触，形成电性连接；
步骤8、对步骤7得到的基板进行退火处理。
所述栅极与源/漏极的材料为铜，所述像素电极层的材料为ITO或IZO。
所述第一重度掺杂透明导电薄膜层、第二重度掺杂透明导电薄膜层、与第三重度掺杂透明导电薄膜层的材料为重度掺杂的ITO或重度掺杂的IZO。
所述第一重度掺杂透明导电薄膜层、第二重度掺杂透明导电薄膜层、与第三重度掺杂透明导电薄膜层的厚度分别在5～200nm之间。
所述第一重度掺杂透明导电薄膜层的厚度为10nm，所述第二重度掺杂透明导电薄膜层的厚度为15nm，所述第三重度掺杂透明导电薄膜层的厚度为10nm。
所述岛状氧化物半导体层为IGZO半导体层。
所述保护层的材料为SiO2或SiON。
所述图案化通过黄光与蚀刻制程实现。
本发明还提供一种氧化物半导体TFT基板结构，包括一基板、位于基板上的栅极、位于栅极下表面并与栅极同样形状的第一重度掺杂透明导电薄膜层、位于栅极与基板上的栅极绝缘层、于栅极正上方位于栅极绝缘层上的岛状氧化物半导体层、位于岛状氧化物半导体层上的岛状蚀刻阻挡层、位于岛状蚀刻阻挡层与栅极绝缘层上的源/漏极、位于源/漏极下表面并与源/漏极同样形状的第二重度掺杂透明导电薄膜层、位于源/漏极上表面并与源/漏极同样形状的第三重度掺杂透明导电薄膜层、位于第三重度掺杂透明导电薄膜层与蚀刻阻挡层上的保护层、及位于保护层上的像素电极层；所述岛状氧化物半导体层包括中间部与两侧部；所述岛状蚀刻阻挡层的宽度小于所述氧化物半导体层的宽度，仅覆盖所述中间部；所述源/漏极借由第二重度掺杂透明导电薄膜层与所述氧化物半导体层的两侧部接触，形成电性连接；所述保护层具有位于所述岛状氧化物半导体层一侧的通孔，所述像素电极层填充所述通孔，并借由所述第三重度掺杂透明导电薄膜层与源/漏极接触，形成电性连接。
所述栅极与源/漏极的材料为铜，所述第一重度掺杂透明导电薄膜层、第二重度掺杂透明导电薄膜层、与第三重度掺杂透明导电薄膜层的材料为重度掺杂的ITO或重度掺杂的IZO，所述岛状氧化物半导体层为IGZO半导体层，所述保护层的材料为SiO2或SiON，所述像素电极层的材料为ITO或IZO；所述第一重度掺杂透明导电薄膜层、第二重度掺杂透明导电薄膜层、与第三重度掺杂透明导电薄膜层的厚度分别在5～200nm之间。
本发明的有益效果：本发明的氧化物半导体TFT基板的制作方法，通过在源/漏极上、下表面分别设置第二重度掺杂透明导电薄膜层、第三重度掺杂透明导电薄膜层，能够改善氧化物半导体层与源/漏极、及像素电极层与源/漏极之间的欧姆接触，减小欧姆接触电阻，降低平板显示装置的阈值电压，从而有效降低平板显示装置的功耗，提高其响应速度；本发明的氧化物半导体TFT基板结构，具有分别位于源/漏极上、下表面的第二重度掺杂透明导电薄膜层、第三重度掺杂透明导电薄膜层，使得氧化物半导体层与源/漏极之间、
及像素电极层与源/漏极之间的欧姆接触电阻较小，从而使得平板显示装置的阈值电压较低、功耗较低、响应速度较快。
附图说明
下面结合附图，通过对本发明的具体实施方式详细描述，将使本发明的技术方案及其它有益效果显而易见。
附图中，
图1为本发明氧化物半导体TFT基板的制作方法的流程图；
图2为本发明氧化物半导体TFT基板的制作方法的步骤1的示意图；
图3为本发明氧化物半导体TFT基板的制作方法的步骤2的示意图；
图4为本发明氧化物半导体TFT基板的制作方法的步骤3的示意图；
图5为本发明氧化物半导体TFT基板的制作方法的步骤4的示意图；
图6为本发明氧化物半导体TFT基板的制作方法的步骤5的示意图；
图7为本发明氧化物半导体TFT基板的制作方法的步骤6的示意图；
图8为本发明氧化物半导体TFT基板的制作方法的步骤7暨本发明氧化物半导体TFT基板结构的示意图。
具体实施方式
为更进一步阐述本发明所采取的技术手段及其技术效果，以下结合本发明的优选实施例及其附图进行详细描述。
请参阅图1，为本发明氧化物半导体TFT基板的制作方法的流程图，该氧化物半导体TFT基板的制作方法包括如下步骤：
步骤1、请参阅图2，提供一基板1，在该基板1上依次沉积并图案化第一重度掺杂透明导电薄膜层与第一金属层，形成栅极3、及位于该栅极3下表面并与该栅极3同样形状的第一重度掺杂透明导电薄膜层2。
所述基板1为透明基板，优选的，所述基板1为玻璃基板。
在该步骤1中，通过一道普通光罩进行黄光制程、再经蚀刻制程图案化所述第一重度掺杂透明导电薄膜层与第一金属层，形成栅极3、及位于该栅极3下表面并与该栅极3同样形状的第一重度掺杂透明导电薄膜层2。
所述栅极3的材料为铜(Cu)。
所述第一重度掺杂透明导电薄膜层2的材料为重度掺杂的氧化铟锡(ITO)或重度掺杂的氧化铟锌(IZO)，且该第一重度掺杂透明导电薄膜层2的厚度分别在5～200nm之间，优选的，该第一重度掺杂透明导电薄膜层2的厚度为10nm。所述第一重度掺杂透明导电薄膜层2能够增加所述栅极3与基板1之间的附着力，改善二者之间的粘合强度。
步骤2、请参阅图3，在所述栅极3与基板1上沉积栅极绝缘层4。
所述栅极绝缘4完全覆盖所述栅极3与基板1。
步骤3、请参阅图4，在所述栅极绝缘层4上沉积并通过黄光与蚀刻制程图案化氧化物半导体层，形成位于所述栅极3正上方的岛状氧化物半导体层5。
具体的，所述岛状氧化物半导体层5为铟镓锌氧化物(IGZO)半导体层。
步骤4、请参阅图5，在所述岛状氧化物半导体层5与栅极绝缘层4上沉积并通过黄光与蚀刻制程图案化蚀刻阻挡层，形成位于所述岛状氧化物半导体层5上的岛状蚀刻阻挡层6。
进一步的，所述岛状蚀刻阻挡层6的宽度小于所述氧化物半导体层5的宽度；所述岛状蚀刻阻挡层6覆盖岛状氧化物半导体层5的中间部51而暴露出氧化物半导体层5的两侧部53。
步骤5、请参阅图6，在所述岛状蚀刻阻挡层6与栅极绝缘层3上依次沉积并通过黄光与蚀刻制程图案化第二重度掺杂透明导电薄膜层、第二金属层、与第三重度掺杂透明导电薄膜层，形成源/漏极8、位于该源/漏极8下表面并与该源/漏极8同样形状的第二重度掺杂透明导电薄膜层7、及位于该源/漏极8上表面并与该源/漏极8同样形状的第三重度掺杂透明导电薄膜层9。
具体的，所述第二与第三重度掺杂透明导电薄膜层7、9的材料为重度掺杂的ITO或重度掺杂的IZO；且该第二与第三重度掺杂透明导电薄膜层7、9的厚度分别在5～200nm之间，优选的，所述第二重度掺杂透明导电薄膜层7的厚度为15nm，所述第三重度掺杂透明导电薄膜层9的厚度为10nm。
所述源/漏极8的材料为Cu。
所述源/漏极8借由第二重度掺杂透明导电薄膜层7与所述氧化物半导体层5的两侧部53接触，形成电性连接。所述第二重度掺杂透明导电薄膜层7具有较强的导电能力，其作为源/漏极8与氧化物半导体层5之间的接触过渡层，能够有效降低源/漏极8与氧化物半导体层5之间的欧姆接触电阻，从而达到有效降低平板显示装置的阈值电压与功耗，提高响应速度的目的。
步骤6、请参阅图7，在所述第三重度掺杂透明导电薄膜层9与蚀刻阻挡层6上沉积并图案化保护层10，形成位于所述岛状氧化物半导体层5一侧的通孔101。
具体的，所述保护层10的材料为二氧化硅(SiO2)或氮氧化硅(SiON)。
步骤7、请参阅图8，在所述保护层10上沉积并通过黄光与蚀刻制程图案化像素电极层11。
具体的，所述像素电极层11的材料为ITO或IZO。
所述像素电极层11填充所述通孔101，并借由所述第三重度掺杂透明导电薄膜层9与源/漏极8接触，形成电性连接。所述第三重度掺杂透明导电薄膜层9具有较强的导电能力，其作为源/漏极8与像素电极层11之间的接触过渡层，能够有效降低源/漏极8与像素电极层11之间的欧姆接触电阻，从而达到有效降低平板显示装置的驱动电压与功耗，提高响应速度的目的。
步骤8、对步骤7得到的基板1进行退火处理，完成该氧化物半导体TFT基板的制作。
请参阅图8，在上述氧化物半导体TFT基板的制作方法的基础上，本发明还提供一种氧化物半导体TFT基板结构，包括一基板1、位于基板1上的栅极3、位于栅极3下表面并与栅极3同样形状的第一重度掺杂透明导电薄膜层2、位于栅极3与基板1上的栅极绝缘层4、于栅极3正上方位于栅极绝缘层4上的岛状氧化物半导体层5、位于岛状氧化物半导体层5上的岛状蚀刻阻挡层6、位于岛状蚀刻阻挡层6与栅极绝缘层4上的源/漏极8、位于源/漏极8下表面并与源/漏极8同样形状的第二重度掺杂透明导电薄膜层7、位于源/漏极8上表面并与源/漏极8同样形状的第三重度掺杂透明导电薄膜层9、位于第三重度掺杂透明导电薄膜层9与蚀刻阻挡层6上的保护层10、及位于保护层10上的像素电极层11。
所述岛状氧化物半导体层5包括中间部51与两侧部53；所述岛状蚀刻阻挡层6的宽度小于所述氧化物半导体层5的宽度，仅覆盖所述中间部51。所述源/漏极8借由第二重度掺杂透明导电薄膜层7与所述氧化物半导体层5的两侧部53接触，形成电性连接，能够使得氧化物半导体层5与源/漏极8之间的欧姆接触电阻较小，从而使得平板显示装置的阈值电压较低、功耗较低、响应速度较快。所述保护层10具有位于所述岛状氧化物半导体层5一侧的通孔101，所述像素电极层11填充所述通孔101，并借由所述第三重度掺杂透明导电薄膜层9与源/漏极8接触，形成电性连接，能够使得像素电极层11与源/漏极8之间的欧姆接触电阻较小，从而使得平板显示装置的驱动电压较低、功耗较低、响应速度较快。
具体的，所述栅极3与源/漏极8的材料为铜；所述第一重度掺杂透明导电薄膜层2、第二重度掺杂透明导电薄膜层7、与第三重度掺杂透明导电薄膜层9的材料为重度掺杂的ITO或重度掺杂的IZO；所述岛状氧化物半导体层5为IGZO半导体层；所述保护层10的材料为SiO2或SiON；所述像素电极层11的材料为ITO或IZO；所述第一重度掺杂透明导电薄膜层2、第二重度掺杂透明导电薄膜层7、与第三重度掺杂透明导电薄膜层9的厚度分别在5～200nm之间，优选的，所述第一重度掺杂透明导电薄膜层2的厚度为10nm，所述第二重度掺杂透明导电薄膜层7的厚度为15nm，所述第三重度掺杂透明导电薄膜层9的厚度为10nm。
综上所述，本发明的氧化物半导体TFT基板的制作方法，通过在源/漏极上、下表面分别设置第二重度掺杂透明导电薄膜层、第三重度掺杂透明导电薄膜层，能够改善氧化物半导体层与源/漏极、及像素电极层与源/漏极之间的欧姆接触，减小欧姆接触电阻，降低平板显示装置的阈值电压，从而有效降低平板显示装置的功耗，提高其响应速度；本发明的氧化物半导体TFT基板结构，具有分别位于源/漏极上、下表面的第二重度掺杂透明导电薄膜层、第三重度掺杂透明导电薄膜层，使得氧化物半导体层与源/漏极之间、及像素电极层与源/漏极之间的欧姆接触电阻较小，从而使得平板显示装置的阈值电压较低、功耗较低、响应速度较快。
以上所述，对于本领域的普通技术人员来说，可以根据本发明的技术方案和技术构思作出其他各种相应的改变和变形，而所有这些改变和变形都应属于本发明后附的权利要求的保护范围。

Claims (10)

1.一种氧化物半导体TFT基板的制作方法，其特征在于，包括如下步骤：
步骤1、提供一基板(1)，在该基板(1)上依次沉积并图案化第一重度掺杂透明导电薄膜层与第一金属层，形成栅极(3)、及位于该栅极(3)下表面并与该栅极(3)同样形状的第一重度掺杂透明导电薄膜层(2)；
步骤2、在所述栅极(3)与基板(1)上沉积栅极绝缘层(4)；
步骤3、在所述栅极绝缘层(4)上沉积并图案化氧化物半导体层，形成位于所述栅极(3)正上方的岛状氧化物半导体层(5)；
步骤4、在所述岛状氧化物半导体层(5)与栅极绝缘层(4)上沉积并图案化蚀刻阻挡层，形成位于所述岛状氧化物半导体层(5)上的岛状蚀刻阻挡层(6)；
所述岛状蚀刻阻挡层(6)的宽度小于所述岛状氧化物半导体层(5)的宽度；所述岛状蚀刻阻挡层(6)覆盖岛状氧化物半导体层(5)的中间部(51)而暴露出岛状氧化物半导体层(5)的两侧部(53)；
步骤5、在所述岛状蚀刻阻挡层(6)与栅极绝缘层(3)上依次沉积并图案化第二重度掺杂透明导电薄膜层、第二金属层、与第三重度掺杂透明导电薄膜层，形成源/漏极(8)、位于该源/漏极(8)下表面并与该源/漏极(8)同样形状的第二重度掺杂透明导电薄膜层(7)、及位于该源/漏极(8)上表面并与该源/漏极(8)同样形状的第三重度掺杂透明导电薄膜层(9)；
所述源/漏极(8)借由第二重度掺杂透明导电薄膜层(7)与所述氧化物半导体层(5)的两侧部(53)接触，形成电性连接；
步骤6、在所述第三重度掺杂透明导电薄膜层(9)与蚀刻阻挡层(6)上沉积并图案化保护层(10)，形成位于所述岛状氧化物半导体层(5)一侧的通孔(101)；
步骤7、在所述保护层(10)上沉积并图案化像素电极层(11)；
所述像素电极层(11)填充所述通孔(101)，并借由所述第三重度掺杂透明导电薄膜层(9)与源/漏极(8)接触，形成电性连接；
步骤8、对步骤7得到的基板(1)进行退火处理。
2.如权利要求1所述的氧化物半导体TFT基板的制作方法，其特征在于，所述栅极(3)与源/漏极(8)的材料为铜，所述像素电极层(11)的材料为ITO或IZO。
3.如权利要求1所述的氧化物半导体TFT基板的制作方法，其特征在于，所述第一重度掺杂透明导电薄膜层(2)、第二重度掺杂透明导电薄膜层(7)、与第三重度掺杂透明导电薄膜层(9)的材料为重度掺杂的ITO或重度掺杂的IZO。
4.如权利要求3所述的氧化物半导体TFT基板的制作方法，其特征在于，所述第一重度掺杂透明导电薄膜层(2)、第二重度掺杂透明导电薄膜层(7)、与第三重度掺杂透明导电薄膜层(9)的厚度分别在5～200nm之间。
5.如权利要求4所述的氧化物半导体TFT基板的制作方法，其特征在于，所述第一重度掺杂透明导电薄膜层(2)的厚度为10nm，所述第二重度掺杂透明导电薄膜层(7)的厚度为15nm，所述第三重度掺杂透明导电薄膜层(9)的厚度为10nm。
6.如权利要求1所述的氧化物半导体TFT基板的制作方法，其特征在于，所述岛状氧化物半导体层(5)为IGZO半导体层。
7.如权利要求1所述的氧化物半导体TFT基板的制作方法，其特征在于，所述保护层(10)的材料为SiO2或SiON。
8.如权利要求1所述的氧化物半导体TFT基板的制作方法，其特征在于，所述图案化通过黄光与蚀刻制程实现。
9.一种氧化物半导体TFT基板结构，其特征在于，包括一基板(1)、位于基板(1)上的栅极(3)、位于栅极(3)下表面并与栅极(3)同样形状的第一重度掺杂透明导电薄膜层(2)、位于栅极(3)与基板(1)上的栅极绝缘层(4)、于栅极(3)正上方位于栅极绝缘层(4)上的岛状氧化物半导体层(5)、位于岛状氧化物半导体层(5)上的岛状蚀刻阻挡层(6)、位于岛状蚀刻阻挡层(6)与栅极绝缘层(4)上的源/漏极(8)、位于源/漏极(8)下表面并与源/漏极(8)同样形状的第二重度掺杂透明导电薄膜层(7)、位于源/漏极(8)上表面并与源/漏极(8)同样形状的第三重度掺杂透明导电薄膜层(9)、位于第三重度掺杂透明导电薄膜层(9)与蚀刻阻挡层(6)上的保护层(10)、及位于保护层(10)上的像素电极层(11)；所述岛状氧化物半导体层(5)包括中间部(51)与两侧部(53)；所述岛状蚀刻阻挡层(6)的宽度小于所述氧化物半导体层(5)的宽度，仅覆盖所述中间部(51)；所述源/漏极(8)借由第二重度掺杂透明导电薄膜层(7)与所述氧化物半导体层(5)的两侧部(53)接触，形成电性连接；所述保护层(10)具有位于所述岛状氧化物半导体层(5)一侧的通孔(101)，所述像素电极层(11)填充所述通孔(101)，并借由所述第三重度掺杂透明导电薄膜层(9)与源/漏极(8)接触，形成电性连接。
10.如权利要求9所述的氧化物半导体TFT基板结构，其特征在于，所述栅极(3)与源/漏极(8)的材料为铜，所述第一重度掺杂透明导电薄膜层(2)、第二重度掺杂透明导电薄膜层(7)、与第三重度掺杂透明导电薄膜层(9)的材料为重度掺杂的ITO或重度掺杂的IZO，所述岛状氧化物半导体层(5)为IGZO半导体层，所述保护层(10)的材料为SiO2或SiON，所述像素电极层(11)的材料为ITO或IZO；所述第一重度掺杂透明导电薄膜层(2)、第二重度掺杂透明导电薄膜层(7)、与第三重度掺杂透明导电薄膜层(9)的厚度分别在5～200nm之间。
CN201410415944.5A 2014-08-21 2014-08-21 氧化物半导体tft基板的制作方法及其结构 Active CN104157611B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201410415944.5A CN104157611B (zh) 2014-08-21 2014-08-21 氧化物半导体tft基板的制作方法及其结构
US14/429,779 US9899421B2 (en) 2014-08-21 2014-09-11 Manufacture method of TFT substrate and sturcture thereof
PCT/CN2014/086260 WO2016026179A1 (zh) 2014-08-21 2014-09-11 氧化物半导体tft基板的制作方法及其结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410415944.5A CN104157611B (zh) 2014-08-21 2014-08-21 氧化物半导体tft基板的制作方法及其结构

Publications (2)

Publication Number Publication Date
CN104157611A true CN104157611A (zh) 2014-11-19
CN104157611B CN104157611B (zh) 2017-04-05

Family

ID=51883084

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410415944.5A Active CN104157611B (zh) 2014-08-21 2014-08-21 氧化物半导体tft基板的制作方法及其结构

Country Status (3)

Country Link
US (1) US9899421B2 (zh)
CN (1) CN104157611B (zh)
WO (1) WO2016026179A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110718467A (zh) * 2019-09-24 2020-01-21 深圳市华星光电技术有限公司 一种tft阵列基板的制作方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3284104B1 (en) * 2015-04-13 2020-08-12 Carestream Health, Inc. Reduction of tft instabiltity in digital x-ray detectors

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59213169A (ja) * 1983-05-19 1984-12-03 Nec Corp 薄膜トランジスタ
CN101325219A (zh) * 2007-06-15 2008-12-17 群康科技(深圳)有限公司 薄膜晶体管基板及其制造方法
CN102044568A (zh) * 2009-10-13 2011-05-04 三星移动显示器株式会社 薄膜晶体管及其制造方法
CN103887343A (zh) * 2012-12-21 2014-06-25 北京京东方光电科技有限公司 薄膜晶体管及其制作方法、阵列基板和显示装置
US20140175424A1 (en) * 2012-12-24 2014-06-26 Samsung Display Co., Ltd. Thin film transistor array panel and method of manufacturing the same

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6580127B1 (en) * 1999-09-30 2003-06-17 International Business Machines Corporation High performance thin film transistor and active matrix process for flat panel displays
KR101054344B1 (ko) * 2004-11-17 2011-08-04 삼성전자주식회사 박막 트랜지스터 표시판 및 그 제조 방법
JP5250929B2 (ja) * 2005-11-30 2013-07-31 凸版印刷株式会社 トランジスタおよびその製造方法
JP5015472B2 (ja) * 2006-02-15 2012-08-29 財団法人高知県産業振興センター 薄膜トランジスタ及びその製法
KR101497425B1 (ko) * 2008-08-28 2015-03-03 삼성디스플레이 주식회사 액정 표시 장치 및 그 제조 방법
TWI656645B (zh) * 2008-11-13 2019-04-11 日商半導體能源研究所股份有限公司 半導體裝置及其製造方法
KR101910969B1 (ko) * 2011-12-29 2018-10-24 삼성디스플레이 주식회사 산화물 반도체용 조성물 및 이를 이용한 박막 트랜지스터 기판의 제조방법
TWI691084B (zh) * 2012-10-24 2020-04-11 日商半導體能源研究所股份有限公司 半導體裝置及其製造方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59213169A (ja) * 1983-05-19 1984-12-03 Nec Corp 薄膜トランジスタ
CN101325219A (zh) * 2007-06-15 2008-12-17 群康科技(深圳)有限公司 薄膜晶体管基板及其制造方法
CN102044568A (zh) * 2009-10-13 2011-05-04 三星移动显示器株式会社 薄膜晶体管及其制造方法
CN103887343A (zh) * 2012-12-21 2014-06-25 北京京东方光电科技有限公司 薄膜晶体管及其制作方法、阵列基板和显示装置
US20140175424A1 (en) * 2012-12-24 2014-06-26 Samsung Display Co., Ltd. Thin film transistor array panel and method of manufacturing the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110718467A (zh) * 2019-09-24 2020-01-21 深圳市华星光电技术有限公司 一种tft阵列基板的制作方法
CN110718467B (zh) * 2019-09-24 2021-12-03 Tcl华星光电技术有限公司 一种tft阵列基板的制作方法

Also Published As

Publication number Publication date
US9899421B2 (en) 2018-02-20
WO2016026179A1 (zh) 2016-02-25
US20160260746A1 (en) 2016-09-08
CN104157611B (zh) 2017-04-05

Similar Documents

Publication Publication Date Title
CN104241298B (zh) Tft背板结构及其制作方法
CN104183608B (zh) Tft背板结构及其制作方法
CN104091785A (zh) Tft背板的制作方法及tft背板结构
CN104465702A (zh) Amoled背板的制作方法
CN106098560B (zh) 顶栅型薄膜晶体管的制作方法
CN105390551A (zh) 薄膜晶体管及其制造方法、阵列基板、显示装置
US9705008B2 (en) Manufacturing method and structure of oxide semiconductor TFT substrate
CN104037129A (zh) Tft背板的制造方法及tft背板结构
CN105789117A (zh) Tft基板的制作方法及制得的tft基板
CN104952879A (zh) 采用coa技术的双栅极tft基板结构
CN103745954B (zh) 显示装置、阵列基板及其制造方法
CN104157610A (zh) 氧化物半导体tft基板的制作方法及其结构
CN104022124A (zh) 一种柔性显示基板及其制备方法、柔性显示装置
CN104157609A (zh) Tft基板的制作方法及其结构
CN103022083A (zh) 一种阵列基板、显示装置及阵列基板的制备方法
CN104157611A (zh) 氧化物半导体tft基板的制作方法及其结构
CN203983289U (zh) 薄膜晶体管、阵列基板及显示装置
CN103560112B (zh) 薄膜晶体管基板的制造方法及用该方法制造的薄膜晶体管基板
US20190386149A1 (en) Back-channel-etch type oxide semiconductor tft substrate and fabricating methods thereof
CN203631564U (zh) 氧化物薄膜晶体管及显示装置
US9793411B2 (en) Manufacturing method and structure of oxide semiconductor TFT substrate
CN103715268A (zh) 氧化物薄膜晶体管及显示装置
US10109651B2 (en) Manufacture method of TFT substrate and sturcture thereof
CN203850299U (zh) 一种柔性显示基板及柔性显示装置
CN105185715B (zh) 一种tft基板、tft开关管及其制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: 518132 No. 9-2 Ming Avenue, Guangming New District, Guangdong, Shenzhen

Patentee after: TCL China Star Optoelectronics Technology Co.,Ltd.

Address before: 518132 No. 9-2 Ming Avenue, Guangming New District, Guangdong, Shenzhen

Patentee before: SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY Co.,Ltd.