CN104124214A - 电气组件封装 - Google Patents
电气组件封装 Download PDFInfo
- Publication number
- CN104124214A CN104124214A CN201410104360.6A CN201410104360A CN104124214A CN 104124214 A CN104124214 A CN 104124214A CN 201410104360 A CN201410104360 A CN 201410104360A CN 104124214 A CN104124214 A CN 104124214A
- Authority
- CN
- China
- Prior art keywords
- encapsulation
- cover plate
- join domain
- lead wire
- connecting lead
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/02—Arrangements of circuit components or wiring on supporting structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
Description
Claims (9)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP20130165213 EP2797111A1 (en) | 2013-04-24 | 2013-04-24 | Electrical component packaging |
EP13165213.3 | 2013-04-24 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104124214A true CN104124214A (zh) | 2014-10-29 |
CN104124214B CN104124214B (zh) | 2017-10-10 |
Family
ID=48226977
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410104360.6A Active CN104124214B (zh) | 2013-04-24 | 2014-03-20 | 电气组件封装 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9307665B2 (zh) |
EP (1) | EP2797111A1 (zh) |
CN (1) | CN104124214B (zh) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61242053A (ja) * | 1985-04-19 | 1986-10-28 | Sanyo Electric Co Ltd | 半導体装置 |
US5155299A (en) * | 1988-10-05 | 1992-10-13 | Olin Corporation | Aluminum alloy semiconductor packages |
TW390002B (en) * | 1996-02-01 | 2000-05-11 | Nippon Electric Co | Resin molded package |
CN101553918A (zh) * | 2005-10-24 | 2009-10-07 | 飞思卡尔半导体公司 | 半导体结构以及组装方法 |
CN102934225A (zh) * | 2011-02-15 | 2013-02-13 | 松下电器产业株式会社 | 半导体装置及其制造方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3482419A (en) * | 1966-01-03 | 1969-12-09 | Texas Instruments Inc | Process for fabricating hermetic glass seals |
US4706105A (en) | 1983-02-02 | 1987-11-10 | Hitachi, Ltd. | Semiconductor device and method of producing the same |
US4952531A (en) * | 1988-03-17 | 1990-08-28 | Olin Corporation | Sealing glass for matched sealing of copper and copper alloys |
KR19980020726A (ko) | 1996-09-11 | 1998-06-25 | 김광호 | 칩 스케일의 볼 그리드 어레이 패키지 및 그의 제조 방법 |
SG157957A1 (en) * | 2003-01-29 | 2010-01-29 | Interplex Qlp Inc | Package for integrated circuit die |
US7208818B2 (en) * | 2004-07-20 | 2007-04-24 | Alpha And Omega Semiconductor Ltd. | Power semiconductor package |
US7598119B2 (en) | 2007-03-12 | 2009-10-06 | Texas Instruments Incorporated | System and method for inhibiting and containing resin bleed-out from adhesive materials used in assembly of semiconductor devices |
KR101448850B1 (ko) * | 2008-02-04 | 2014-10-14 | 페어차일드코리아반도체 주식회사 | 반도체 패키지 및 그 제조방법들 |
JP5310660B2 (ja) | 2010-07-01 | 2013-10-09 | 富士電機株式会社 | 半導体装置 |
-
2013
- 2013-04-24 EP EP20130165213 patent/EP2797111A1/en not_active Withdrawn
-
2014
- 2014-03-20 CN CN201410104360.6A patent/CN104124214B/zh active Active
- 2014-04-21 US US14/257,768 patent/US9307665B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61242053A (ja) * | 1985-04-19 | 1986-10-28 | Sanyo Electric Co Ltd | 半導体装置 |
US5155299A (en) * | 1988-10-05 | 1992-10-13 | Olin Corporation | Aluminum alloy semiconductor packages |
TW390002B (en) * | 1996-02-01 | 2000-05-11 | Nippon Electric Co | Resin molded package |
CN101553918A (zh) * | 2005-10-24 | 2009-10-07 | 飞思卡尔半导体公司 | 半导体结构以及组装方法 |
CN102934225A (zh) * | 2011-02-15 | 2013-02-13 | 松下电器产业株式会社 | 半导体装置及其制造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20140318854A1 (en) | 2014-10-30 |
EP2797111A1 (en) | 2014-10-29 |
US9307665B2 (en) | 2016-04-05 |
CN104124214B (zh) | 2017-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100630741B1 (ko) | 다중 몰딩에 의한 적층형 반도체 패키지 및 그 제조방법 | |
US8987877B2 (en) | Semiconductor device | |
US20080157329A1 (en) | Electronic component contained substrate | |
CN104868872A (zh) | 声表面波滤波器封装结构 | |
CN103165562A (zh) | 无引线封装半导体器件 | |
TWI728408B (zh) | 半導體裝置及其製造方法 | |
TWI485819B (zh) | 封裝結構及其製造方法 | |
CN102403298A (zh) | 用于半导体器件的引线框 | |
CN104458101A (zh) | 侧通气压力传感器装置 | |
KR20210022271A (ko) | 고열전도를 위한 히트싱크 노출형 반도체 패키지 및 그 제조방법 | |
CN103779302A (zh) | 具有大焊盘的封装集成电路及其形成方法 | |
US9024448B2 (en) | Lower semiconductor molding die, semiconductor package, and method of manufacturing the semiconductor package | |
TWI543279B (zh) | 引線框架上的焊料阻流塞 | |
US20190141834A1 (en) | Mechanically-compliant and electrically and thermally conductive leadframes for component-on-package circuits | |
JP2015523740A5 (zh) | ||
US9257408B2 (en) | Semiconductor device and method of manufacturing the same | |
CN106030781B (zh) | 柔软包裹的集成电路管芯 | |
CN104733403A (zh) | 晶圆级封装结构及制作方法 | |
JP2010263108A (ja) | 半導体装置及びその製造方法 | |
CN111816641A (zh) | 一种基于二次塑封的电磁屏蔽封装结构及方法 | |
JP6092833B2 (ja) | 半導体装置 | |
CN104124214A (zh) | 电气组件封装 | |
CN103354228A (zh) | 半导体封装件及其制造方法 | |
TWM534895U (zh) | 多層晶片封裝結構 | |
CN105977216B (zh) | 一种小型化气密性无引线陶瓷封装结构 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20151111 Address after: Holland Ian Deho Finn Applicant after: NXP BV Address before: Holland Ian Deho Finn Applicant before: Koninkl Philips Electronics NV |
|
CB02 | Change of applicant information |
Address after: Holland Ian Deho Finn Applicant after: AMPLEON NETHERLANDS B.V. Address before: Holland Ian Deho Finn Applicant before: NXP BV |
|
COR | Change of bibliographic data | ||
CB02 | Change of applicant information |
Address after: Nijmegen Applicant after: AMPLEON NETHERLANDS B.V. Address before: Holland Ian Deho Finn Applicant before: AMPLEON NETHERLANDS B.V. |
|
COR | Change of bibliographic data | ||
GR01 | Patent grant | ||
GR01 | Patent grant |