CN103493191B - 电子元器件模块的制造方法及电子元器件模块 - Google Patents

电子元器件模块的制造方法及电子元器件模块 Download PDF

Info

Publication number
CN103493191B
CN103493191B CN201280020504.9A CN201280020504A CN103493191B CN 103493191 B CN103493191 B CN 103493191B CN 201280020504 A CN201280020504 A CN 201280020504A CN 103493191 B CN103493191 B CN 103493191B
Authority
CN
China
Prior art keywords
electronic component
nude film
component module
center side
salient points
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201280020504.9A
Other languages
English (en)
Other versions
CN103493191A (zh
Inventor
清野绅弥
佐竹祥明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Publication of CN103493191A publication Critical patent/CN103493191A/zh
Application granted granted Critical
Publication of CN103493191B publication Critical patent/CN103493191B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K13/00—Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
    • H05K13/04—Mounting of components, e.g. of leadless components
    • H05K13/046—Surface mounting
    • H05K13/0465—Surface mounting by soldering
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1131—Manufacturing methods by local deposition of the material of the bump connector in liquid form
    • H01L2224/11312—Continuous flow, e.g. using a microsyringe, a pump, a nozzle or extrusion
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1131—Manufacturing methods by local deposition of the material of the bump connector in liquid form
    • H01L2224/11318—Manufacturing methods by local deposition of the material of the bump connector in liquid form by dispensing droplets
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146—Plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/115—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
    • H01L2224/11505—Sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/115—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
    • H01L2224/11515—Curing and solidification, e.g. of a photosensitive bump material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13012—Shape in top view
    • H01L2224/13013—Shape in top view being rectangular or square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13012—Shape in top view
    • H01L2224/13014—Shape in top view being circular or elliptic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13016—Shape in side view
    • H01L2224/13017—Shape in side view being non uniform along the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/14104—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body
    • H01L2224/1411—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body the bump connectors being bonded to at least one common bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605—Shape
    • H01L2224/16052—Shape in top view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605—Shape
    • H01L2224/16057—Shape in side view
    • H01L2224/16058—Shape in side view being non uniform along the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16104—Disposition relative to the bonding area, e.g. bond pad
    • H01L2224/16105—Disposition relative to the bonding area, e.g. bond pad the bump connector connecting bonding areas being not aligned with respect to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1701—Structure
    • H01L2224/1703—Bump connectors having different sizes, e.g. different diameters, heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171—Disposition
    • H01L2224/17104—Disposition relative to the bonding areas, e.g. bond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171—Disposition
    • H01L2224/17104—Disposition relative to the bonding areas, e.g. bond pads
    • H01L2224/17106—Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area
    • H01L2224/17107—Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area the bump connectors connecting two common bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
    • H01L2224/8114—Guiding structures outside the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81194—Lateral distribution of the bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81439—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/38—Effects and problems related to the device integration
    • H01L2924/384—Bump effects
    • H01L2924/3841—Solder bridging
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/0278—Flat pressure, e.g. for connecting terminals with anisotropic conductive adhesive
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Geometry (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)

Abstract

本发明提供一种电子元器件的多个外部端子与基板的表面电极的接合部不会与电子元器件的侧面发生接触的电子元器件模块的制造方法以及由该制造方法所制造出的电子元器件模块。多个凸点（6）由厚度较厚的部分即厚壁部和厚度较薄的部分即薄壁部所构成，在俯视电子元器件时，厚壁部位于相应的各个外部端子（2）的电子元器件的中央侧，薄壁部位于相应的各个外部端子（2）的与电子元器件的中央侧相反的一侧，以此方式在基板的一个面上分别形成厚壁部和薄壁部。使所形成的多个凸点（6）发生变形后与多个外部端子（2）接合而成的多个接合部（7）形成为，与俯视电子元器件时的电子元器件的中央侧的高度相比，与电子元器件的中央侧相反的一侧的高度较低。

Description

电子元器件模块的制造方法及电子元器件模块
技术领域
本发明涉及将电子元器件的多个外部端子分别与设置在基板的一个面上的多个凸点接合的电子元器件模块的制造方法以及由该制造方法所制造出的电子元器件模块。
背景技术
专利文献1中公开了一种将半导体装置经由凸点与基板接合的凸点的形成方法。图1是表示现有的电子元器件模块的制造方法的示意剖视图。如图1（a）所示，专利文献1中，由喷墨头3在基板9的表面电极10上排出金属糊料4，并使其干燥，从而形成凸点6。
接下来，如图1（b）所示，将裸片IC（带外部端子的电子元器件）1的外部端子2进行对位以与基板9的凸点6分别相对。然后，如图1（c）所示，将裸片IC1装载在基板9上并进行加压、加热，使凸点6变形来与外部端子2接合，从而将裸片IC1安装在基板9上。
现有技术文献
专利文献
专利文献1：日本专利特开2004―228375号公报
发明内容
发明所要解决的技术问题
在上述的现有的制造方法中，例如，在将凸点6的厚度形成得较厚的情况下，存在发生了变形的凸点6绕到裸片IC1的侧面、导致基板9的表面电极10与裸片IC1的内部布线发生导通的可能性。因此，由上述现有的制造方法所制造出的电子元器件模块存在裸片IC1的特性变差的可能性。
图2是表示由现有的制造方法所制造出的电子元器件模块的结构的剖视图。在凸点6的厚度形成得较厚的情况下，裸片IC1的外部端子2与基板9的表面电极10的接合部7绕到裸片IC1的侧面，接合部7与裸片IC1的侧面相接触。在利用切割机切割裸片IC1时会产生碎屑，在此情况下，内部布线常常会在裸片IC1的侧面露出。在此情况下，在接合部7与裸片IC1的侧面发生接触时，基板9的表面电极10与裸片IC1的内部布线导通，导致裸片IC的特性变差。
本发明是鉴于上述的技术问题而完成的，其目的在于提供一种电子元器件的多个外部端子与基板的表面电极的接合部不会与电子元器件的侧面发生接触的电子元器件模块的制造方法以及由该制造方法所制造出的电子元器件模块。
解决技术问题所采用的技术方案
为了达到上述目的，本发明所涉及的电子元器件模块的制造方法是将电子元器件的多个外部端子分别与设置在基板的一个面上的多个凸点相接合的电子元器件模块的制造方法，该电子元器件模块的制造方法的特征在于，包含：多个所述凸点由厚度较厚的部分即厚壁部和厚度较薄的部分即薄壁部所构成，在俯视所述电子元器件时，所述厚壁部位于相应的各个所述外部端子的所述电子元器件的中央侧，所述薄壁部位于相应的各个所述外部端子的与所述电子元器件的中央侧相反的一侧，以此方式在所述基板的一个面上分别形成所述厚壁部和所述薄壁部的工序；以及对于使所形成的多个所述凸点发生变形后与多个所述外部端子接合而成的多个接合部，相比俯视所述电子元器件时的所述电子元器件的中央侧的高度，使与所述电子元器件的中央侧相反的一侧的高度形成得较低的工序。
在上述结构中，多个凸点由厚度较厚的部分即厚壁部和厚度较薄的部分即薄壁部所构成。而且，在俯视电子元器件时，厚壁部位于相应的各个外部端子的电子元器件的中央侧，薄壁部位于相应的各个外部端子的与电子元器件的中央侧相反的一侧，以此方式在基板的一个面上分别形成厚壁部和薄壁部。使所形成的多个凸点发生变形后与多个外部端子接合而成的多个接合部形成为，与俯视电子元器件时的电子元器件的中央侧的高度相比，与电子元器件的中央侧相反的一侧的高度较低，因此，接合部不会与电子元器件的侧面发生接触，即使内部布线因切割机的切割而在电子元器件的侧面露出的情况下，电子元器件的特性也不会变差。
此外，本发明所涉及的电子元器件模块的制造方法优选为多个所述凸点形成为台阶状。
在上述结构中，由于多个凸点形成为台阶状，因此，接合部可以形成为，与俯视电子元器件时的电子元器件的中央侧的高度相比，与电子元器件的中央侧相反的一侧的高度较低，接合部不会与电子元器件的侧面相接触，即使内部布线因切割机的切割而在电子元器件的侧面露出的情况下，电子元器件的特性也不会变差。
此外，本发明所涉及的电子元器件模块的制造方法优选为多个所述凸点是通过喷墨法形成的。
在上述结构中，多个凸点由喷墨法形成，因此，通过调节金属糊料的排出次数，能容易地形成不同厚度的薄壁部和厚壁部。而且，从薄壁部到厚壁部能一下子形成，能降低制造成本。
接下来，为了达到上述目的，本发明所涉及的电子元器件模块包括：基板；设置在该基板的一个面上的多个凸点；具有多个外部端子的电子元器件；以及对使多个所述凸点变形后与多个所述外部端子接合而成的多个接合部的周围进行封固的树脂，该电子元器件模块的特征在于，多个所述接合部形成为，与俯视所述电子元器件时的所述电子元器件的中央侧的高度相比，与所述电子元器件的中央侧相反的一侧的高度较低。
在上述结构中，多个接合部可以形成为，与俯视电子元器件时的电子元器件的中央侧的高度相比，与电子元器件的中央侧相反的一侧的高度较低，因此，接合部不会与电子元器件的侧面相接触，即使内部布线因切割机的切割而在电子元器件的侧面露出的情况下，电子元器件的特性也不会变差。
此外，本发明所涉及的电子元器件模块优选为多个所述凸点配置成在隔着俯视所述电子元器件时的中心的相对位置上分别成为一对。
在上述结构中，多个凸点配置成在隔着俯视电子元器件时的中心的相对位置上分别成为一对，因此，在安装电子元器件时，能使推压力平衡，能使多个凸点的变形程度均等，因此，能预防接合强度产生偏差。
发明的技术效果
根据上述结构，多个凸点由厚度较厚的部分即厚壁部和厚度较薄的部分即薄壁部所构成。而且，在俯视电子元器件时，厚壁部位于相应的各个外部端子的电子元器件的中央侧，薄壁部位于相应的各个外部端子的与电子元器件的中央侧相反一侧，以此方式在基板的一个面上分别形成厚壁部和薄壁部。使所形成的多个凸点发生变形后与多个外部端子接合而成的多个接合部形成为，与俯视电子元器件时的电子元器件的中央侧的高度相比，与电子元器件的中央侧相反的一侧的高度较低，因此，接合部不会与电子元器件的侧面发生接触，即使内部布线因切割机的切割而在电子元器件的侧面露出的情况下，电子元器件的特性也不会变差。
附图说明
图1是表示现有的电子元器件模块的制造方法的示意剖视图。
图2是表示由现有的制造方法所制造出的电子元器件模块的结构的剖视图。
图3是表示本发明的实施方式所涉及的电子元器件模块的安装裸片IC之前的结构的剖视图。
图4是表示本发明的实施方式所涉及的电子元器件模块的结构的剖视图。
图5是表示基板的一部分的放大剖视图。
图6是表示本发明的实施方式所涉及的电子元器件模块的制造方法的示意剖视图。
图7是表示本发明的实施方式所涉及的电子元器件模块中的凸点的配置的俯视透视图。
图8是表示本发明的实施方式所涉及的电子元器件模块中的凸点的形状不同时的、凸点的配置的俯视透视图。
图9是表示本发明的实施方式所涉及的电子元器件模块中的裸片IC的外部端子为两个时的、凸点的配置的俯视透视图。
图10是表示本发明的实施方式所涉及的电子元器件模块在凸点的形状不同时的、安装裸片IC之前的结构的剖视图。
具体实施方式
以下，参照附图对本发明的实施方式进行详细说明。
图3是表示本发明的实施方式所涉及的电子元器件模块的、安装裸片IC之前的结构的剖视图。如图3所示，在基板9的一个面上设有表面电极10，凸点6在表面电极10上形成为台阶状。
即，凸点6由厚度较薄的部分即薄壁部61、以及厚度较厚的部分即厚壁部62所构成。在安装电子元器件时，使厚壁部62位于相应的各个外部端子2的、俯视电子元器件时的中央侧，并使薄壁部61位于相应的各个外部端子2的、与俯视电子元器件时的中央侧相反一侧，以此方式在基板9的一个面上分别形成厚壁部62和薄壁部61。以下，以安装带外部端子的电子元器件即裸片IC的情况为例进行说明。
图4是表示本发明的实施方式所涉及的电子元器件模块的结构的剖视图。将裸片IC1的外部端子2进行对位以使其与基板9的凸点6分别相对，然后，将裸片IC1装载在基板9上并进行加压、加热，如图4所示使凸点6变形来与外部端子2接合，从而将裸片IC1安装在基板9上。
本实施方式中，将使凸点6发生变形后与外部端子2接合的部分作为接合部7。接合部7形成为与俯视裸片IC1时的中央侧相反的一侧的高度低于俯视裸片IC1时的中央侧的高度。因此，发生了变形的凸点6不会绕到裸片IC1的侧面。由此，即使在利用切割机切割裸片IC1时产生破碎、内部布线在裸片IC1的侧面露出的情况下，基板9的表面电极10与裸片IC1的内部布线也不会发生导通，裸片IC的特性不会变差。
以下，对本实施方式所涉及的电子元器件模块的制造方法进行具体的说明。图5是表示基板9的一部分的放大剖视图。基板9由柔性树脂所形成，如图5所示，在基板9的一个面上设有表面电极10。表面电极10通过在作为衬底的镍层102、铜层103上施加Au镀膜101而构成。
由喷墨头在Au镀膜101上排出金属糊料，使凸点6形成为所希望的形状。例如，使用Ag糊料作为金属糊料。通过调节排出次数，能容易地形成不同厚度的薄壁部61和厚壁部62。
当然，凸点6的形成方法并不限定于喷墨法。例如，也可以利用丝网印刷法来形成凸点6。在利用丝网印刷法来形成凸点6时，需要在形成薄壁部61之后，暂且使其干燥，更换丝网版，然后在薄壁部61的一部分上形成厚壁部62。然而，在利用喷墨法形成凸点6时，从薄壁部61到厚壁部62能一下子形成，能降低制造成本。
此外，裸片IC1的外部端子2为倒圆锥台形状，其在裸片IC1的外部电极即Al焊盘上通过Au引线凸点（wire bump）来形成。在本实施方式中，Au引线凸点的外径为85μm、高度为25μm。另外，也可以使用Au镀敷凸点、Cu引线凸点、Cu镀敷凸点来取代Au引线凸点。此外，外部端子2也可以通过镀敷凸点形成为圆盘形状。
图6是表示本发明的实施方式所涉及的电子元器件模块的制造方法的示意剖视图。如图6（a）所示，首先，由喷墨头3在基板9的表面电极10上排出金属糊料4，如图6（b）所示形成薄壁部61。具体而言，一边移动载放有喷墨头3或基板9的平台一边排出金属糊料4。使用Ag糊料作为金属糊料4，从喷墨头3排出的Ag糊料的一个点为1pl（1×10-15m3）。在本实施方式中，一边使载放有喷墨头3的平台在水平方向（图6的左右方向）上移动，一边分两次排出金属糊料4，从而形成厚度为20μm的薄壁部61。
接下来，如图6（c）所示形成厚壁部62。对于厚壁部62，也是一边使载放有喷墨头3的平台在水平方向上移动，一边分八次排出金属糊料4。由此，形成俯视裸片IC1时的中央侧的厚度为100μm的凸点6。然后，使所形成的凸点6干燥。由于排出的金属糊料4为微小滴，因此，无需使用特别的干燥装置也能使其自然干燥。
在本实施方式中，厚壁部62的厚度与薄壁部61的厚度的比率约为5：1，但并不特别限定于此，只要在安装裸片IC1时发生了变形的凸点6不绕到裸片IC1的侧面，例如也可以是2：1。此外，对于水平方向（图6的左右方向）的宽度，在本实施方式中将厚壁部62设为50μm，将薄壁部61设为100μm，但并不特别限定于此，例如，厚壁部62的宽度也可以为10μm。
所形成的凸点6干燥后，将裸片IC（带有外部端子的电子元器件）1的外部端子2进行对位以使其与基板9的凸点6分别相对。然后，如图6（d）所示，通过将裸片IC1装载在基板9上并进行加压、加热，使凸点6变形来与外部端子2接合，从而将裸片IC1安装在基板9上。另外，将裸片IC1的外部端子2的中心定位成不与厚壁部62重合。由此，发生变形的凸点6不易绕到裸片IC1的侧面。
图7是表示本发明的实施方式所涉及的电子元器件模块中的凸点6的配置的俯视透视图。用白色圆形标记表示裸片IC1的外部端子2，对凸点6施加了阴影。将多个凸点6配置成在隔着俯视裸片IC1时的中心71的相对位置上分别成为一对。
此外，凸点6的厚壁部62形成为在隔着俯视裸片IC1时的中心71的相对位置上分别成为一对。因此，在安装裸片IC1时，能使推压力平衡，能使多个凸点6的变形程度均等，因此，能预防接合强度产生偏差。
另外，如图7所示，凸点6的俯视时的形状为矩形，但并不限定于此。图8是表示本发明的实施方式所涉及的电子元器件模块中的凸点6的形状不同时的、凸点6的配置的俯视透视图。如图8所示，也可以由俯视时的形状为近似椭圆形的薄壁部61、以及俯视时的形状为近似椭圆形的厚壁部62来构成俯视时的形状为近似椭圆形的凸点6。在此情况下，凸点6也配置成在隔着俯视裸片IC1时的中心71的相对位置上分别成为一对。此外，凸点6的厚壁部62形成为在隔着俯视裸片IC1时的中心71的相对位置上分别成为一对。
此外，外部端子2的数量也没有特别的限制，最低限度两个就够了。图9是表示本发明的实施方式所涉及的电子元器件模块中的裸片IC1的外部端子2为两个时的、凸点6的配置的俯视透视图。
如图9所示，当外部端子2为两个时，出于稳定地安装裸片IC1这一观点，大多情况下外部端子2的俯视时的形状为矩形。而且，通过形成台阶状的凸点6，并使厚壁部62位于比外部端子2的长度方向的中心线更靠俯视裸片IC1时的中央侧，使薄壁部61位于相反侧，能期待同样的效果。
返回图6，最后，如图6（e）所示，利用绝缘树脂8对接合部7的周围进行封固，从而完成电子元器件模块。
如上所述，根据本实施方式，使所形成的多个凸点6发生变形后与多个外部端子2接合而成的多个接合部7形成为，与俯视裸片IC1时的中央侧的高度相比，与俯视裸片IC1时的中央侧相反的一侧的高度较低，因此，接合部7不会与裸片IC1的侧面接触，即使内部布线因切割机的切割而在裸片IC1的侧面露出的情况下，裸片IC1的特性也不会变差。
另外，在上述的实施方式中，凸点6形成为厚壁部62和薄壁部61这样两个台阶的台阶状，但并不特别限定于两个台阶。图10是表示本发明的实施方式所涉及的电子元器件模块在凸点6的形状不同时的、安装裸片IC1之前的结构的剖视图。
在图10（a）中，例示了使凸点6形成为厚壁部、中间部、薄壁部这样三个台阶的台阶状的情况。当然，毫无疑问，越靠近俯视裸片IC1时的中央侧厚度形成得越厚。此外，如果能精密地控制从喷墨头3排出的金属糊料4的量，则如图10（b）所示，也可以形成倾斜的凸点6，并使越靠近俯视裸片IC1时的中央侧厚度越厚。
此外，本发明并不限定于上述实施方式，只要在本发明的技术思想的范围内，能进行多种变更、改良等。例如，不仅是将裸片IC这样的电子元器件安装在基板上而成的电子元器件模块，也可以是将内置有小型尺寸的电子元器件的中型尺寸的电子元器件安装在基板上而成的电子元器件模块。作为一个示例，也可以应用本发明制造出以下的电子元器件模块：即，将小型尺寸的电子元器件与基板一起进行树脂封固之后，在顶面或侧面形成电磁波屏蔽部的电子元器件模块。
标号说明
1 裸片IC（带有外部端子的电子元器件）
2 外部端子
4 金属糊料
6 凸点
7 接合部
8 绝缘树脂
9 基板
10 表面电极
61 薄壁部
62 厚壁部

Claims (4)

1.一种电子元器件模块的制造方法，该方法用于制造将裸片IC的多个外部端子分别与设置在基板的一个面上的多个凸点接合的电子元器件模块，该电子元器件模块的制造方法的特征在于，包含：
多个所述凸点由厚度较厚的部分即厚壁部和厚度较薄的部分即薄壁部构成为台阶状，在俯视所述裸片IC时，所述厚壁部位于相应的各个所述外部端子的所述裸片IC的中央侧，所述薄壁部位于相应的各个所述外部端子的与所述裸片IC的中央侧相反的一侧，以此方式在所述基板的一个面上的平坦的表面电极分别形成所述厚壁部和所述薄壁部的工序；以及
使所形成的台阶状的多个所述凸点发生变形后与多个所述外部端子接合而成的多个接合部形成为，与俯视所述裸片IC时的所述裸片IC的中央侧的高度相比，与所述裸片IC的中央侧相反的一侧的高度较低的工序，
凸点状的多个所述外部端子形成在所述裸片IC的正下方，
多个所述接合部的至少一部分位于凸点状的多个所述外部端子的正下方，
凸点状的多个所述外部端子与形成于所述平坦的表面电极上的多个所述接合部接合，
多个所述接合部与所述平坦的表面电极的上表面、以及所述裸片IC的底面相接触。
2.如权利要求1所述的电子元器件模块的制造方法，其特征在于，多个所述凸点是通过喷墨法形成的。
3.一种电子元器件模块，包括：
基板；
设置在该基板的一个面上的多个凸点；
具有多个外部端子的裸片IC；以及
对使多个所述凸点发生变形后与多个所述外部端子接合而成的多个接合部的周围进行封固的树脂，
该电子元器件模块的特征在于，
多个所述凸点由厚度较厚的部分即厚壁部和厚度较薄的部分即薄壁部构成为台阶状，以下述方式在所述基板的一个面上的平坦的表面电极分别形成所述厚壁部和所述薄壁部，即：在俯视所述裸片IC时，所述厚壁部位于相应的各个所述外部端子的所述裸片IC的中央侧，所述薄壁部位于相应的各个所述外部端子的与所述裸片IC的中央侧相反的一侧，
多个所述接合部形成为，与俯视所述裸片IC时的所述裸片IC的中央侧的高度相比，与所述裸片IC的中央侧相反的一侧的高度较低，
凸点状的多个所述外部端子形成在所述裸片IC的正下方，
多个所述接合部的至少一部分位于凸点状的多个所述外部端子的正下方，
凸点状的多个所述外部端子与形成于所述平坦的表面电极上的多个所述接合部接合，
多个所述接合部与所述平坦的表面电极的上表面、以及所述裸片IC的底面相接触。
4.如权利要求3所述的电子元器件模块，其特征在于，多个所述凸点配置成在隔着俯视所述裸片IC时的中心的相对位置上分别成为一对。
CN201280020504.9A 2011-04-27 2012-04-05 电子元器件模块的制造方法及电子元器件模块 Active CN103493191B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2011-099951 2011-04-27
JP2011099951 2011-04-27
PCT/JP2012/059305 WO2012147480A1 (ja) 2011-04-27 2012-04-05 電子部品モジュールの製造方法及び電子部品モジュール

Publications (2)

Publication Number Publication Date
CN103493191A CN103493191A (zh) 2014-01-01
CN103493191B true CN103493191B (zh) 2017-09-26

Family

ID=47072004

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201280020504.9A Active CN103493191B (zh) 2011-04-27 2012-04-05 电子元器件模块的制造方法及电子元器件模块

Country Status (6)

Country Link
US (2) US9532495B2 (zh)
EP (1) EP2704185A4 (zh)
JP (1) JP5626460B2 (zh)
KR (1) KR101489146B1 (zh)
CN (1) CN103493191B (zh)
WO (1) WO2012147480A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10600755B2 (en) * 2017-08-10 2020-03-24 Amkor Technology, Inc. Method of manufacturing an electronic device and electronic device manufactured thereby

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3824865A1 (de) * 1988-07-21 1990-01-25 Productech Gmbh Herstellen von loetflaechen
US5291375A (en) * 1991-09-30 1994-03-01 Kabushiki Kaisha Toshiba Printed circuit board and electric device configured to facilitate bonding
JPH0677632A (ja) * 1992-02-24 1994-03-18 Matsushita Electric Ind Co Ltd 回路基板
US5400950A (en) * 1994-02-22 1995-03-28 Delco Electronics Corporation Method for controlling solder bump height for flip chip integrated circuit devices
US5663529A (en) * 1995-09-14 1997-09-02 Ford Motor Company Anti-skew mounting pads and processing method for electronic surface mount components
JP3783754B2 (ja) * 1998-02-27 2006-06-07 富士ゼロックス株式会社 絶縁性基板および半導体装置および半導体実装装置
JP3420076B2 (ja) * 1998-08-31 2003-06-23 新光電気工業株式会社 フリップチップ実装基板の製造方法及びフリップチップ実装基板及びフリップチップ実装構造
JP2001284783A (ja) * 2000-03-30 2001-10-12 Shinko Electric Ind Co Ltd 表面実装用基板及び表面実装構造
JP2004228375A (ja) 2003-01-23 2004-08-12 Seiko Epson Corp バンプの形成方法、デバイス、及び電子機器
JP4175197B2 (ja) * 2003-06-27 2008-11-05 株式会社デンソー フリップチップ実装構造
US7860495B2 (en) * 2004-08-09 2010-12-28 Siemens Industry Inc. Wireless building control architecture
EP1720389B1 (en) 2005-04-25 2019-07-03 Brother Kogyo Kabushiki Kaisha Method for forming pattern and a wired board
JP4817892B2 (ja) * 2005-06-28 2011-11-16 富士通セミコンダクター株式会社 半導体装置
JP2008060483A (ja) * 2006-09-01 2008-03-13 Sharp Corp 半導体装置の実装構造体およびその製造方法
JP2008060438A (ja) 2006-09-01 2008-03-13 Matsushita Electric Ind Co Ltd 電子部品実装装置および電子部品実装方法
JP4962217B2 (ja) * 2007-08-28 2012-06-27 富士通株式会社 プリント配線基板及び電子装置製造方法
US7851928B2 (en) * 2008-06-10 2010-12-14 Texas Instruments Incorporated Semiconductor device having substrate with differentially plated copper and selective solder
US9095066B2 (en) * 2008-06-18 2015-07-28 Semiconductor Energy Laboratory Co., Ltd. Printed board
US8018027B2 (en) * 2009-10-30 2011-09-13 Murata Manufacturing Co., Ltd. Flip-bonded dual-substrate inductor, flip-bonded dual-substrate inductor, and integrated passive device including a flip-bonded dual-substrate inductor
JP5991915B2 (ja) * 2012-12-27 2016-09-14 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP6476871B2 (ja) * 2014-05-22 2019-03-06 株式会社村田製作所 回路基板、蓄電装置、電池パックおよび電子機器

Also Published As

Publication number Publication date
US9532495B2 (en) 2016-12-27
JP5626460B2 (ja) 2014-11-19
JPWO2012147480A1 (ja) 2014-07-28
KR20130136545A (ko) 2013-12-12
US10177108B2 (en) 2019-01-08
EP2704185A4 (en) 2014-10-29
US20140049922A1 (en) 2014-02-20
WO2012147480A1 (ja) 2012-11-01
US20170084566A1 (en) 2017-03-23
EP2704185A1 (en) 2014-03-05
KR101489146B1 (ko) 2015-02-03
CN103493191A (zh) 2014-01-01

Similar Documents

Publication Publication Date Title
CN102884623B (zh) 在介电体上具有端子的微电子封装
US7838967B2 (en) Semiconductor chip having TSV (through silicon via) and stacked assembly including the chips
CN103109367B (zh) 可堆叠的模塑微电子封装
US6828661B2 (en) Lead frame and a resin-sealed semiconductor device exhibiting improved resin balance, and a method for manufacturing the same
CN103201836B (zh) 具有面阵单元连接体的可堆叠模塑微电子封装
CN104769713B (zh) 包括用于嵌入和/或隔开半导体裸芯的独立膜层的半导体器件
CN101785101B (zh) 微电子封装元件及其制备方法
CN102132403B (zh) 模制超薄半导体管芯封装和使用该封装的系统及其制造方法
CN103137570A (zh) 基板结构、半导体封装元件及基板结构的制造方法
US20090102049A1 (en) Semiconductor device, layered type semiconductor device using the same, base substrate and semiconductor device manufacturing method
CN102165581B (zh) 引线框基板的制造方法
CN109727945B (zh) 衬底结构及半导体封装元件的制造方法
JP5667381B2 (ja) 半導体装置及びその製造方法
CN105489580B (zh) 半导体衬底及半导体封装结构
US20070269929A1 (en) Method of reducing stress on a semiconductor die with a distributed plating pattern
CN103493191B (zh) 电子元器件模块的制造方法及电子元器件模块
CN101944520A (zh) 半导体封装结构与半导体封装工艺
JP2007019275A (ja) 半導体装置、基板及び半導体装置の製造方法
CN103325697B (zh) 半导体封装结构的制作方法
JP2003086751A (ja) リードフレーム、樹脂封止型半導体装置及びその製造方法
KR20110013902A (ko) 패키지 및 그 제조방법
CN111799243A (zh) 芯片封装基板及其制作方法、芯片封装结构及封装方法
CN212695146U (zh) 芯片封装基板和芯片封装结构
CN109275340B (zh) 模块
US20140331493A1 (en) Method of fabricating a package substrate

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant