CN102403286A - 配备有热耗散装置的半导体部件和器件 - Google Patents
配备有热耗散装置的半导体部件和器件 Download PDFInfo
- Publication number
- CN102403286A CN102403286A CN2011102813898A CN201110281389A CN102403286A CN 102403286 A CN102403286 A CN 102403286A CN 2011102813898 A CN2011102813898 A CN 2011102813898A CN 201110281389 A CN201110281389 A CN 201110281389A CN 102403286 A CN102403286 A CN 102403286A
- Authority
- CN
- China
- Prior art keywords
- parts
- chip
- network
- electrical connection
- hot
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/1451—Function
- H01L2224/14515—Bump connectors having different functions
- H01L2224/14519—Bump connectors having different functions including bump connectors providing primarily thermal dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1751—Function
- H01L2224/17515—Bump connectors having different functions
- H01L2224/17519—Bump connectors having different functions including bump connectors providing primarily thermal dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
- H01L2224/251—Disposition
- H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1094—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15182—Fan-in arrangement of the internal vias
- H01L2924/15183—Fan-in arrangement of the internal vias in a single layer of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
本发明涉及配备有热耗散装置的半导体部件和器件。该半导体部件,包括:片(5),该片包括至少一个集成电路芯片(6)和密封块(7),该集成电路芯片具有前电连接面(8)和后面(6a),使得该芯片和该密封块的前面和后面分别形成该片的前面和后面,经由延伸穿过所述密封块(7)的电连接通孔(16)链接的前电连接网络(20)和后电连接网络(24);以及至少覆盖该芯片的后面的热传递层(23)。该半导体器件,包括:所述部件和第二部件(3),该第二部件位于该第一部件之后并与第一部件有一定距离;在该第一部件和该第二部件之间插入的多个连接元件(4),包括与该第一部件的该金属热传递层(23)接触的第一热连接元件(4a)和在该部件之间的第二电连接元件(4b)。
Description
技术领域
本发明涉及半导体器件领域。
背景技术
在包括配备有集成电路芯片并且经由电连接球以一定距离叠置的部件的已知半导体器件中,散热是有困难的,特别是在该器件包括第一部件(其包括第一热产生芯片)和第二部件(其包括也可以产生热的第二芯片)并且在该第一部件安装在印刷电路晶片上时。产生的热实际上基本上经由在该晶片上的第一部件的电连接球而向印刷电路晶片疏散。
发明内容
存在第一提出的半导体部件,其包括片,该片包括至少一个集成电路芯片以及密封块,该集成电路芯片具有前电连接面和后面,在该密封块中外围地嵌入集成电路芯片,使得该芯片和该密封块的前面和后面分别形成该片的前面和后面,并且其包括经由延伸穿过所述密封块的电连接通孔链接的前电连接网络和后电连接网络。
提出了该部件包括至少覆盖该芯片的后面的热传递层,该热传递层旨在经由该部件的后部耗散热。
该部件可以包括后连接元件,其中的一些放置在热传递层上而其它的后连接元件链接于后电连接网络。
该部件可以包括前连接元件,其中的一些链接到前电连接网络而其它的后连接元件不链接到该网络,放置于芯片之前。
后电连接网络和热传递层可以在相同金属层级上延伸。
还存在建议的半导体器件,其包括第一部件和第二部件,该第二部件位于第一部件之后并与第一部件有一定距离。
第一部件可以包括片,该片包括至少一个集成电路芯片以及密封块,其中该集成电路芯片具有前电连接面和后面,在该密封块中外围地嵌入该集成电路芯片,使得该芯片和该密封块各自的前面和后面形成该片的前面和后面,并且第一部件包括至少部分地覆盖该芯片的后面的金属热传递层。
可以在第一部件和第二部件之间插入多个连接元件,包括与第一部件的金属热传递层接触的第一热连接元件和在部件之间的第二电连接元件。
第一部件可以包括由延伸穿过第一部件的密封块的连接通孔链接的前电连接网络和后电连接网络并且其中该第二部件包括经由所述第二连接元件链接到第一部件的后电连接网络的前电连接网络。
第二部件可以包括至少一个集成电路芯片以及在第一热连接元件和该芯片之间的热连接通孔。
第二部件可以包括至少一个集成电路芯片,其后面至少部分由金属后层覆盖。
第二部件可以装配有外部热块,其由至少部分地在所述金属后层上方延伸的导热泡沫形成。
外部热块可以在第二部件的后面上方延伸并且可以具有横向地延伸向该第二部件的部分。
外部热块的横向部分可以至少部分地覆盖第一部件的后面的外围部分。
所述外围部分可以包括前电连接网络的金属部分和/或第一部件的热传递层的横向延伸的部分。
还存在提出的电话,其包括上述类型的半导体部件或者上述类型的半导体器件,其中所述热传递层可以由导热泡沫制成的热块而热链接到该电话的壁。
附图说明
现在将以由附图示出的非限制性示例的方式来描述半导体器件,所述附图中:
-图1表示半导体器件的横截面;以及
-图2以横截面表示图1的半导体器件的变型实施例。
具体实施方式
参考图1,可见半导体器件1,其包括第一部件2和第二部件3,其中的一个放置于另一个之上,在其间以彼此间一定距离放置多个例如以金属球的形式的金属连接元件,第二部件3位于后面并且与第一部件2有一定距离。
第一部件2包括重构的片5,其包括集成电路芯片6和围绕芯片6延伸的电介质密封块7,并且其中芯片6被外围地嵌入,以使得芯片6的前面8配备有电键合焊盘9,并且密封块7的前面10形成片5的前面11并且芯片6的后面12和密封块7的后面13形成片5的后面14,芯片6的前面8和后面12因此没有被密封块7覆盖。
围绕该芯片6并且在距离该芯片6一定距离处,密封块7具有填充有金属材料的贯通孔15,该贯通孔15形成从一面到另一面的电连接通孔16。
在片5的前面11和后面14上,形成前电介质层17和后电介质层18。后层18具有大的开口19,其至少部分地暴露芯片6的后面12。
在前电介质层17上产生的金属后层级上,形成前电连接网络20,该网络的各部分通过前电介质层17选择性的链接到芯片6的电键合焊盘9并且链接到电连接通孔16。
前电介质层17和电连接网络19由电介质层21覆盖,例如球金属元件22穿过该电介质层21,以提供器件1与例如印刷电路晶片(未表示)的外部电连接。
在后电介质层18上产生的金属层级上形成覆盖芯片6的暴露的后部6a的金属热传递层23以及在该金属层23的外围与该金属层23一定距离处的后电连接网络24,其各部分通过后电介质层18链接到电连接通孔16。
由电介质层25覆盖后电介质层18、金属层23以及后电介质连接网络24,金属元件4穿过该电介质层25,该金属元件4包括放置于金属层23上的金属元件4a以及选择性地链接到后电连接网络24的金属元件4b。
第二部件3包括叠置的支撑晶片26、第一集成电路芯片28、第二集成电路芯片31,其中支撑晶片26具有前表面27,该前表面27面向第一部件2的层25的外面并与其有一定距离,第一集成电路芯片28经由胶层30固定于支撑晶片26的后面29,第二集成电路芯片31经由胶层32固定到第一芯片28。第一芯片28覆盖支撑晶片26的表面的中央部分而第二芯片31覆盖第一芯片28的表面的中央部分。胶层30和胶层32由适于传热的热材料制成。
在位于第一芯片28之下的其中央部分,支撑晶片26具有填充有金属材料的贯通孔33,以形成从一面到另一面的热通孔34,连接元件4a链接到适于传热的热通孔34的前面。
在其外围部分,支撑晶片26包括从一面到另一面的前电连接网络35,该网络35由在支撑晶片26的前面27上提供的焊盘选择性地链接到连接元件4b。
在第二芯片31的外围周围并且在距离其一定距离处在第一芯片28的后面上提供的焊盘、与在第一芯片28的外围周围并且在距离其一定距离处在支撑晶片26的后面上提供的电连接网络35的焊盘之间提供电连接接线36。
在第二芯片31的后面上提供的焊盘、与在第一芯片28的外围周围并且在距离其一定距离处在支撑晶片26的后面29上提供的电连接网络35的焊盘之间提供电连接接线37。
第二部件3还包括形成在支撑晶片26的后面29上的电介质密封块38,其中嵌入第一芯片28和第二芯片31以及电连接线36和37,该密封块38是平行六面体形的。
因此,第一芯片28和第二芯片31可以选择性地链接到第一部件2的芯片6和/或链接到外部电连接元件22。
第二部件3的密封块38具有开口39,开口39提供在第二芯片31的后面的中央部分40之上、在链接到电连接接线37的焊盘的区域内部。
第二部件3还包括例如金属的热层41,其覆盖第二芯片31的后面的中央部分40,密封块38的开口39的侧面以及至少部分地覆盖在开口39周围的,密封块的后面42。
第二部件3还包括外部热块43,其至少部分地覆盖密封块38的后面42和热层41,外部热块43例如由适于传热的热泡沫形成。
根据图1表示的示例,外部热块43完全覆盖密封块38的后面42和热层41,并且还向密封块38的横向侧的较上部分延伸。
根据示例性配置,第一部件2的芯片6可以是操作时产生热的,而第二部件3的芯片28和芯片31在它们操作时不产生热或者只产生很少热。然而,芯片28和芯片31之一或两者也可以是产生热的。
以上的结果是由第一部件2的芯片6产生的热可以一方面由前连接元件22疏散,另一方面经由第二部件3疏散,出于此目的部件2和部件3装备有上述特定装置。
除了连接元件22,在芯片6的区域中可以穿过第一部件2的前层21而添加不连接到连接网络20的连接元件22a,以增加可以疏散的热的量。
可以经由多个连接元件4并且更具体地通过在芯片6上方扩展的金属层23上放置的连接元件4a来将第一部件2的芯片6发出的热传送到第二部件。
在第二部件3中,具体地经由连接元件4而从第一部件2导出的热主要地通过支持支撑晶片26(具体地经由热通孔34和第一部件2的连接网络20)扩散在部件3中,然后扩散在芯片28和芯片31中,并且通过芯片31,然后由在第二芯片31上方扩展的金属层41扩散,从而经由后热块43耗散在环境空气中和/或传递到例如便携电话的外壳的封装体(未表示)的内部壁或外部壁,该封装体将与后热块43的外面接触。第二部件3的其它部分也可以对该热扩散做出贡献。
参考图2,可见第二部件3未覆盖第一部件2并且热块43具有侧43a,其相对密封块38的横向侧延伸并且延伸使得在第二部件3的外围处呈现与第一部件2接触的端面44。根据所表示的示例,层25具有一个或多个开口45,侧43a的端穿透所述一个或多个开口45以使得端面44与连接网络20的金属部分46上接触和/或与第一部件2的热传递层23的横向延伸上接触。
因此,热块43的侧43a对由芯片6产生的热的直接耗散做出了贡献。
本发明不限于上述示例。许多其它变型实施例是可能的,而不脱离由所附权利要求书限定的上下文。
Claims (14)
1.一种半导体部件,包括:
片(5),该片包括至少一个集成电路芯片(6)和密封块(7),该集成电路芯片(6)具有前电连接面(8)和后面(6a),在该密封块(7)中外围地嵌入该集成电路芯片,使得该芯片和该密封块的前面和后面分别形成该片的前面和后面,
由延伸穿过所述密封块(7)的电连接通孔(16)链接的前电连接网络(20)和后电连接网络(24);
至少部分地覆盖该芯片的后面的热传递层(23)。
2.根据权利要求1的部件,包括后连接元件(4),其中的一些后连接元件(4a)放置在热传递层(23)上而其它的后连接元件(4b)链接到后电连接网络(24)。
3.根据权利要求1或2的部件,包括前连接元件,其中的一些前连接元件(22)链接到前电连接网络(20)而不链接到该网络的其它的后连接元件(22a)放置于该芯片(6)之前。
4.根据前述权利要求中的任一项的部件,其中后电连接网络(24)和热传递层(23)在相同金属层级中延伸。
5.一种半导体器件,包括:
第一部件(2),该第一部件包括片(5),该片包括至少一个集成电路芯片(6)以及密封块(7),其中该集成电路芯片具有前电连接面(8)和后面(6a),在该密封块中外围地嵌入该集成电路芯片,使得该芯片和该密封块的前面和后面分别形成该片的前面和后面,第一部件(2)包括至少部分地覆盖该芯片的后面的金属热传递层(23);
第二部件(3),该第二部件位于该第一部件之后并与第一部件有一定距离。
在该第一部件和该第二部件之间插入的多个连接元件(4),包括与该第一部件的该金属热传递层(23)接触的第一热连接元件(4a)和在所述部件之间的第二电连接元件(4b)。
6.根据权利要求5的器件,其中该第一部件(2)包括由延伸穿过该第一部件(1)的密封块(7)的连接通孔(16)链接的前电连接网络(20)和后电连接网络(24),并且其中该第二部件(2)包括经由所述第二连接元件(4b)链接到该第一部件(2)的后电连接网络(24)的前电连接网络(35)。
7.根据权利要求5或6的器件,其中该第二部件(3)包括至少一个集成电路芯片(39)以及在所述第一热连接元件(4a)和该芯片(39)之间的热连接通孔(34)。
8.根据权利要求5至7中任一项的器件,其中该第二部件(3)包括至少一个集成电路芯片(31),该集成电路芯片(31)的后面(40)至少部分地由金属后层(41)覆盖。
9.根据权利要求8的器件,其中该第二部件(3)装配有外部热块(43),其为至少部分地在所述金属后层(41)上方延伸的导热泡沫。
10.根据权利要求9的器件,其中该外部热块(43)在该第二部件(3)的后面上方延伸并且具有横向地延伸向该第二部件(3)的部分(43a)。
11.根据权利要求10的器件,其中该外部热块(43)的横向部分(43a)至少部分地覆盖该第一部件(2)的后面的外围部分(46)。
12.根据权利要求11的器件,其中所述外围部分包括该前电连接网络的金属部分(46)和/或该第一部件(2)的热传递层(23)的横向延伸部分。
13.一种电话,包括根据权利要求1-4中任一项的半导体部件和/或根据权利要求5-12中任一项的半导体器件。
14.根据权利要求13的电话,其中所述热传递层(23)由导热泡沫制成的热块(43)热链接到该电话的壁。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1057255 | 2010-09-13 | ||
FR1057255A FR2964790A1 (fr) | 2010-09-13 | 2010-09-13 | Composant et dispositif semi-conducteur munis de moyens de dissipation de chaleur |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102403286A true CN102403286A (zh) | 2012-04-04 |
CN102403286B CN102403286B (zh) | 2016-03-30 |
Family
ID=43432355
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201110281389.8A Expired - Fee Related CN102403286B (zh) | 2010-09-13 | 2011-09-13 | 配备有热耗散装置的半导体部件和器件 |
CN2011203646883U Withdrawn - After Issue CN202423263U (zh) | 2010-09-13 | 2011-09-13 | 配备有热耗散装置的半导体部件、器件和电话 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2011203646883U Withdrawn - After Issue CN202423263U (zh) | 2010-09-13 | 2011-09-13 | 配备有热耗散装置的半导体部件、器件和电话 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8928148B2 (zh) |
CN (2) | CN102403286B (zh) |
FR (1) | FR2964790A1 (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103811356A (zh) * | 2012-11-09 | 2014-05-21 | 辉达公司 | 将cpu/gpu/逻辑芯片嵌入堆叠式封装结构的衬底的方法 |
CN109273414A (zh) * | 2017-07-18 | 2019-01-25 | 意法半导体(格勒诺布尔2)公司 | 电子封装体和制造方法 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2964790A1 (fr) * | 2010-09-13 | 2012-03-16 | St Microelectronics Grenoble 2 | Composant et dispositif semi-conducteur munis de moyens de dissipation de chaleur |
US9209156B2 (en) * | 2012-09-28 | 2015-12-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three dimensional integrated circuits stacking approach |
FR3096831B1 (fr) * | 2019-06-03 | 2021-06-18 | St Microelectronics Grenoble 2 | Dispositif électronique comprenant une puce électronique montée au-dessus d’un substrat de support |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020172025A1 (en) * | 2000-11-15 | 2002-11-21 | Mohamed Megahed | Structure and method for fabrication of a leadless chip carrier with embedded inductor |
US20060272854A1 (en) * | 2005-06-02 | 2006-12-07 | Shinko Electric Industries Co., Ltd. | Wiring board and method for manufacturing the same |
CN101236943A (zh) * | 2007-02-01 | 2008-08-06 | 日月光半导体制造股份有限公司 | 内埋芯片的散热型无芯板薄型基板及其制造方法 |
US20100052135A1 (en) * | 2007-12-26 | 2010-03-04 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming the Device Using Sacrificial Carrier |
CN101789380A (zh) * | 2009-01-23 | 2010-07-28 | 日月光半导体制造股份有限公司 | 内埋芯片封装的结构及工艺 |
CN202423263U (zh) * | 2010-09-13 | 2012-09-05 | 意法半导体(格勒诺布尔2)公司 | 配备有热耗散装置的半导体部件、器件和电话 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6532152B1 (en) * | 1998-11-16 | 2003-03-11 | Intermec Ip Corp. | Ruggedized hand held computer |
US20080157300A1 (en) * | 2006-12-27 | 2008-07-03 | Shih-Fang Chuang | Thermally Enhanced IC Package and Method |
US8125072B2 (en) * | 2009-08-13 | 2012-02-28 | Infineon Technologies Ag | Device including a ring-shaped metal structure and method |
-
2010
- 2010-09-13 FR FR1057255A patent/FR2964790A1/fr not_active Withdrawn
-
2011
- 2011-09-12 US US13/229,924 patent/US8928148B2/en not_active Expired - Fee Related
- 2011-09-13 CN CN201110281389.8A patent/CN102403286B/zh not_active Expired - Fee Related
- 2011-09-13 CN CN2011203646883U patent/CN202423263U/zh not_active Withdrawn - After Issue
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020172025A1 (en) * | 2000-11-15 | 2002-11-21 | Mohamed Megahed | Structure and method for fabrication of a leadless chip carrier with embedded inductor |
US20060272854A1 (en) * | 2005-06-02 | 2006-12-07 | Shinko Electric Industries Co., Ltd. | Wiring board and method for manufacturing the same |
CN101236943A (zh) * | 2007-02-01 | 2008-08-06 | 日月光半导体制造股份有限公司 | 内埋芯片的散热型无芯板薄型基板及其制造方法 |
US20100052135A1 (en) * | 2007-12-26 | 2010-03-04 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming the Device Using Sacrificial Carrier |
CN101789380A (zh) * | 2009-01-23 | 2010-07-28 | 日月光半导体制造股份有限公司 | 内埋芯片封装的结构及工艺 |
CN202423263U (zh) * | 2010-09-13 | 2012-09-05 | 意法半导体(格勒诺布尔2)公司 | 配备有热耗散装置的半导体部件、器件和电话 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103811356A (zh) * | 2012-11-09 | 2014-05-21 | 辉达公司 | 将cpu/gpu/逻辑芯片嵌入堆叠式封装结构的衬底的方法 |
CN109273414A (zh) * | 2017-07-18 | 2019-01-25 | 意法半导体(格勒诺布尔2)公司 | 电子封装体和制造方法 |
CN109273414B (zh) * | 2017-07-18 | 2023-09-15 | 意法半导体(格勒诺布尔2)公司 | 电子封装体和制造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20120061849A1 (en) | 2012-03-15 |
CN102403286B (zh) | 2016-03-30 |
CN202423263U (zh) | 2012-09-05 |
FR2964790A1 (fr) | 2012-03-16 |
US8928148B2 (en) | 2015-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN202423263U (zh) | 配备有热耗散装置的半导体部件、器件和电话 | |
CN108461478A (zh) | 具有改善的电力输送的嵌入式多管芯互连桥 | |
EP1351301A3 (en) | Semiconductor built-in millimeter-wave band module | |
TW200739811A (en) | Interconnect structure of an integrated circuit, damascene structure, semiconductor structure and fabrication methods thereof | |
HK1099129A1 (en) | Microelectronic assembly having thermoelectric elements to cool a die and a method of making the same | |
US8227840B2 (en) | Integrated circuit device and method of forming the same | |
US20150102500A1 (en) | Electronic system comprising stacked electronic devices comprising integrated-circuit chips | |
CN101292348B (zh) | 具有增强的热和器件性能的可堆叠晶片或管芯封装 | |
GB2459238A (en) | Packaging methods for imager devices | |
EP2264758A3 (en) | Interconnection structure in semiconductor device | |
CN101978493A (zh) | 具有减少扩散热阻的半导体堆叠组合件及其制造方法 | |
CN102569194A (zh) | 保护芯片级封装的t型接触免受潮 | |
CN104600040A (zh) | 包括设置有集成电路芯片的堆叠的电子器件的电子系统 | |
CN104576567A (zh) | 包括电子器件的集成电路芯片以及电子系统 | |
JPH0997864A (ja) | 冷却改善用の熱伝達構造を有する高密度cmos集積回路 | |
CN105448944B (zh) | 影像传感芯片封装结构及其封装方法 | |
KR100871794B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
US20070069345A1 (en) | Package of leadframe with heatsinks | |
MY137824A (en) | Semiconductor device | |
US20050285260A1 (en) | Bottom heat spreader | |
CN105938820A (zh) | 电子装置及其电子封装 | |
CN204230226U (zh) | 电子装置 | |
CN105792612B (zh) | 一种电子设备 | |
CN109285849B (zh) | 电子图像采集装置 | |
US20140210069A1 (en) | Chip package and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160330 |