FR3096831B1 - Dispositif électronique comprenant une puce électronique montée au-dessus d’un substrat de support - Google Patents
Dispositif électronique comprenant une puce électronique montée au-dessus d’un substrat de support Download PDFInfo
- Publication number
- FR3096831B1 FR3096831B1 FR1905858A FR1905858A FR3096831B1 FR 3096831 B1 FR3096831 B1 FR 3096831B1 FR 1905858 A FR1905858 A FR 1905858A FR 1905858 A FR1905858 A FR 1905858A FR 3096831 B1 FR3096831 B1 FR 3096831B1
- Authority
- FR
- France
- Prior art keywords
- support substrate
- electronic device
- electronic
- mounted above
- chip mounted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 title abstract 6
- 239000012790 adhesive layer Substances 0.000 abstract 2
- 239000010410 layer Substances 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3672—Foil-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
- H01L21/4882—Assembly of heatsink parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3733—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3736—Metallic materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15182—Fan-in arrangement of the internal vias
- H01L2924/15184—Fan-in arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
Dispositif électronique comprenant : un substrat de support (2) présentant une face frontale de montage, une puce électronique (5) dont une face arrière (6) est fixée sur la face frontale de montage du substrat de support par l’intermédiaire d’une couche de colle (7), dans lequel le substrat de support inclut une couche métallique de transfert thermique (8) du côté de sa face de montage, en regard de la puce, et présentant une pluralité de trous (9), et comprenant une pluralité d’éléments métalliques de transfert thermique (10) disposés dans les trous de la couche métallique du substrat de support et s’étendant en saillie par rapport à la face de montage du substrat de support, dans la couche de colle. Figure pour l’abrégé : Fig 1
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1905858A FR3096831B1 (fr) | 2019-06-03 | 2019-06-03 | Dispositif électronique comprenant une puce électronique montée au-dessus d’un substrat de support |
US16/889,112 US11488884B2 (en) | 2019-06-03 | 2020-06-01 | Electronic device comprising an electronic chip mounted on top of a support substrate |
CN202020978628.XU CN212182305U (zh) | 2019-06-03 | 2020-06-02 | 电子设备 |
CN202010488500.XA CN112038308A (zh) | 2019-06-03 | 2020-06-02 | 包括在支持衬底顶部上安装的电子芯片的电子设备 |
US17/887,046 US20220384298A1 (en) | 2019-06-03 | 2022-08-12 | Electronic device comprising an electronic chip mounted on top of a support substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1905858 | 2019-06-03 | ||
FR1905858A FR3096831B1 (fr) | 2019-06-03 | 2019-06-03 | Dispositif électronique comprenant une puce électronique montée au-dessus d’un substrat de support |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3096831A1 FR3096831A1 (fr) | 2020-12-04 |
FR3096831B1 true FR3096831B1 (fr) | 2021-06-18 |
Family
ID=68138370
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1905858A Active FR3096831B1 (fr) | 2019-06-03 | 2019-06-03 | Dispositif électronique comprenant une puce électronique montée au-dessus d’un substrat de support |
Country Status (3)
Country | Link |
---|---|
US (2) | US11488884B2 (fr) |
CN (2) | CN212182305U (fr) |
FR (1) | FR3096831B1 (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3096831B1 (fr) * | 2019-06-03 | 2021-06-18 | St Microelectronics Grenoble 2 | Dispositif électronique comprenant une puce électronique montée au-dessus d’un substrat de support |
TWI750080B (zh) * | 2021-04-15 | 2021-12-11 | 鎂輪全球股份有限公司 | 具散熱裝置的晶片模組及其製作方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI286805B (en) * | 2005-08-18 | 2007-09-11 | Advanced Semiconductor Eng | Chip package and package process thereof |
US20080224276A1 (en) * | 2007-03-13 | 2008-09-18 | Advanced Chip Engineering Technology | Semiconductor device package |
TW200908246A (en) * | 2007-08-07 | 2009-02-16 | Chipmos Technologies Inc | Adhesion structure for a package apparatus |
WO2009128354A1 (fr) * | 2008-04-18 | 2009-10-22 | 旭硝子株式会社 | Ensemble diode électroluminescente |
FR2964790A1 (fr) * | 2010-09-13 | 2012-03-16 | St Microelectronics Grenoble 2 | Composant et dispositif semi-conducteur munis de moyens de dissipation de chaleur |
CN203179875U (zh) * | 2013-04-19 | 2013-09-04 | 江阴长电先进封装有限公司 | 一种电子器件的封装结构 |
FR3096831B1 (fr) * | 2019-06-03 | 2021-06-18 | St Microelectronics Grenoble 2 | Dispositif électronique comprenant une puce électronique montée au-dessus d’un substrat de support |
-
2019
- 2019-06-03 FR FR1905858A patent/FR3096831B1/fr active Active
-
2020
- 2020-06-01 US US16/889,112 patent/US11488884B2/en active Active
- 2020-06-02 CN CN202020978628.XU patent/CN212182305U/zh active Active
- 2020-06-02 CN CN202010488500.XA patent/CN112038308A/zh active Pending
-
2022
- 2022-08-12 US US17/887,046 patent/US20220384298A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US20220384298A1 (en) | 2022-12-01 |
FR3096831A1 (fr) | 2020-12-04 |
CN212182305U (zh) | 2020-12-18 |
US11488884B2 (en) | 2022-11-01 |
CN112038308A (zh) | 2020-12-04 |
US20200381328A1 (en) | 2020-12-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR3096831B1 (fr) | Dispositif électronique comprenant une puce électronique montée au-dessus d’un substrat de support | |
FR3036462A3 (fr) | Ensemble panneau de lampe a del | |
JP2007173084A5 (fr) | ||
JP2020504937A5 (fr) | ||
RU2010104249A (ru) | Удаление подложки в ходе формирования сид | |
WO2010144848A3 (fr) | Couche d'équilibrage de contrainte sur un dos de tranche semi-conductrice | |
JP2002214500A5 (fr) | ||
TW200614494A (en) | Solid-state imaging device, semiconductor wafer and camera module | |
US5670009A (en) | Assembly technique for an image sensor array | |
EP2141116A3 (fr) | Structure à base d'un matériau getter suspendu | |
TWI268627B (en) | Image sensing module and method for packing the same | |
FR3073322B1 (fr) | Procede de realisation d'au moins un circuit electronique courbe | |
TW200739775A (en) | Semiconductor-wafer processing method using fluid-like layer | |
JP2006113582A (ja) | プラズマディスプレイパネル付着用の両面テープ及びそれを備えたプラズマディスプレイ装置 | |
EP1586923A3 (fr) | Méthode de fabrication d'une composante optique et système optique l'utilisant | |
FR3086459B1 (fr) | Dispositif electronique comprenant une puce optique et procede de fabrication | |
US20110167627A1 (en) | Method of mounting electronic components on printed circuit boards | |
TW200614389A (en) | Image pickup device and substrate mounting apparatus for an electronic part | |
KR101802863B1 (ko) | 마스크 카세트 | |
TW201134968A (en) | Plating apparatus | |
FR3087581B1 (fr) | Dispositif optoelectronique, ecran d'affichage associe et procede de fabrication d'un tel dispositif optoelectronique | |
CN209803553U (zh) | 一种抗光硬屏 | |
FR3109466B1 (fr) | Dispositif de support d’une puce électronique et procédé de fabrication correspondant | |
FR3103056B1 (fr) | Dispositif électronique comprenant un substrat de support et un capot d’encapsulation monté sur le substrat de support, et procédé de montage correspondant | |
KR101206261B1 (ko) | Oled 제조용 장비의 점착 플레이트 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20201204 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
PLFP | Fee payment |
Year of fee payment: 5 |
|
PLFP | Fee payment |
Year of fee payment: 6 |