CN102362336B - 半导体衬底、半导体装置以及半导体衬底的制造方法 - Google Patents

半导体衬底、半导体装置以及半导体衬底的制造方法 Download PDF

Info

Publication number
CN102362336B
CN102362336B CN201080013387.4A CN201080013387A CN102362336B CN 102362336 B CN102362336 B CN 102362336B CN 201080013387 A CN201080013387 A CN 201080013387A CN 102362336 B CN102362336 B CN 102362336B
Authority
CN
China
Prior art keywords
epitaxial layer
epitaxial loayer
semiconductor substrate
dopant gas
dopant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201080013387.4A
Other languages
English (en)
Chinese (zh)
Other versions
CN102362336A (zh
Inventor
野上彰二
五东仁
柴田巧
山本刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumco Corp
Original Assignee
Sumco Corp
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumco Corp, Denso Corp filed Critical Sumco Corp
Publication of CN102362336A publication Critical patent/CN102362336A/zh
Application granted granted Critical
Publication of CN102362336B publication Critical patent/CN102362336B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66—Vertical DMOS [VDMOS] FETs
    • H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
    • H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/01—Manufacture or treatment
    • H10D62/051—Forming charge compensation regions, e.g. superjunctions
    • H10D62/058—Forming charge compensation regions, e.g. superjunctions by using trenches, e.g. implanting into sidewalls of trenches or refilling trenches
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/109—Reduced surface field [RESURF] PN junction structures
    • H10D62/111—Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2902—Materials being Group IVA materials
    • H10P14/2905—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3242—Structure
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3438—Doping during depositing
    • H10P14/3441—Conductivity type
    • H10P14/3442—N-type
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3438—Doping during depositing
    • H10P14/3441—Conductivity type
    • H10P14/3444—P-type
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/393—Body regions of DMOS transistors or IGBTs 
CN201080013387.4A 2009-03-26 2010-03-25 半导体衬底、半导体装置以及半导体衬底的制造方法 Active CN102362336B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2009-076472 2009-03-26
JP2009076472 2009-03-26
PCT/JP2010/002152 WO2010109892A1 (ja) 2009-03-26 2010-03-25 半導体基板、半導体装置及び半導体基板の製造方法

Publications (2)

Publication Number Publication Date
CN102362336A CN102362336A (zh) 2012-02-22
CN102362336B true CN102362336B (zh) 2014-03-12

Family

ID=42780588

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201080013387.4A Active CN102362336B (zh) 2009-03-26 2010-03-25 半导体衬底、半导体装置以及半导体衬底的制造方法

Country Status (5)

Country Link
US (1) US8501598B2 (https=)
EP (1) EP2413348B1 (https=)
JP (1) JP5636203B2 (https=)
CN (1) CN102362336B (https=)
WO (1) WO2010109892A1 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5706674B2 (ja) * 2010-11-24 2015-04-22 セイコーインスツル株式会社 定電流回路及び基準電圧回路
JP2013258327A (ja) * 2012-06-13 2013-12-26 Toshiba Corp 半導体装置及びその製造方法
JP5812029B2 (ja) 2012-06-13 2015-11-11 株式会社デンソー 炭化珪素半導体装置およびその製造方法
JP2015162492A (ja) * 2014-02-26 2015-09-07 豊田合成株式会社 半導体装置の製造方法
JP6150075B2 (ja) * 2014-05-01 2017-06-21 信越半導体株式会社 エピタキシャルウェーハの製造方法
EP4379808A3 (en) 2015-12-15 2024-11-20 General Electric Company Edge termination designs for silicon carbide super-junction power devices
CN106876463A (zh) * 2016-12-28 2017-06-20 全球能源互联网研究院 一种超结碳化硅器件及其制备方法
JP6857351B2 (ja) * 2017-02-28 2021-04-14 国立研究開発法人産業技術総合研究所 炭化珪素半導体装置および炭化珪素半導体装置の製造方法
JP7089329B2 (ja) * 2018-11-13 2022-06-22 株式会社豊田中央研究所 半導体装置とその製造方法
JP7077252B2 (ja) * 2019-02-27 2022-05-30 株式会社東芝 半導体装置の製造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1691284A (zh) * 2004-03-31 2005-11-02 株式会社电装 半导体器件的制造方法
CN1949461A (zh) * 2005-09-29 2007-04-18 株式会社电装 用于制造半导体器件的方法以及外延生长装置
CN1971851A (zh) * 2005-09-29 2007-05-30 株式会社电装 半导体器件、其制造方法及其评估方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4773716B2 (ja) 2004-03-31 2011-09-14 株式会社デンソー 半導体基板の製造方法
JP3961503B2 (ja) * 2004-04-05 2007-08-22 株式会社Ｓｕｍｃｏ 半導体ウェーハの製造方法
JP4939760B2 (ja) * 2005-03-01 2012-05-30 株式会社東芝 半導体装置
DE102006045912B4 (de) * 2005-09-29 2011-07-21 Sumco Corp. Verfahren zur Fertigung einer Halbleitervorrichtung und Epitaxialwachstumseinrichtung
WO2007116420A1 (en) * 2006-04-11 2007-10-18 Stmicroelectronics S.R.L. Process for manufacturing a semiconductor power device and respective device
JP5217257B2 (ja) * 2007-06-06 2013-06-19 株式会社デンソー 半導体装置およびその製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1691284A (zh) * 2004-03-31 2005-11-02 株式会社电装 半导体器件的制造方法
CN1949461A (zh) * 2005-09-29 2007-04-18 株式会社电装 用于制造半导体器件的方法以及外延生长装置
CN1971851A (zh) * 2005-09-29 2007-05-30 株式会社电装 半导体器件、其制造方法及其评估方法

Also Published As

Publication number Publication date
WO2010109892A1 (ja) 2010-09-30
EP2413348B1 (en) 2020-11-18
JP2010251737A (ja) 2010-11-04
JP5636203B2 (ja) 2014-12-03
EP2413348A4 (en) 2014-02-26
US20120032312A1 (en) 2012-02-09
CN102362336A (zh) 2012-02-22
EP2413348A1 (en) 2012-02-01
US8501598B2 (en) 2013-08-06

Similar Documents

Publication Publication Date Title
CN102362336B (zh) 半导体衬底、半导体装置以及半导体衬底的制造方法
KR102648942B1 (ko) 실리콘 함유 에피택셜층을 형성하기 위한 방법 및 관련 반도체 소자 구조체
US8685845B2 (en) Epitaxial growth of silicon doped with carbon and phosphorus using hydrogen carrier gas
CN102176411B (zh) 在硅外延薄膜形成时使用氯气和/或氯化氢
CN101404250B (zh) 硅碳外延层的选择性形成
JP5382642B2 (ja) チャンネルに対して設計されたひずみを与えるストレッサー
US9287399B2 (en) Faceted intrinsic epitaxial buffer layer for reducing short channel effects while maximizing channel stress levels
CN101401202B (zh) 选择性沉积
JP5173140B2 (ja) 電気的に活性なドープト結晶性Ｓｉ含有膜の堆積方法
KR20130135087A (ko) 에피택셜 트렌치 필의 도펀트 프로파일 제어를 위한 방법 및 구조체
US9035377B2 (en) Semiconductor device
JP2009540565A (ja) 半導体膜の選択的なエピタキシャル形成
JP2004273742A (ja) 半導体ウエハの製造方法
CN102254796B (zh) 形成交替排列的p型和n型半导体薄层的方法
US20180033872A1 (en) Method of epitaxial growth shape control for cmos applications
CN101853786A (zh) 半导体衬底的制造方法
JP2010512668A (ja) シリコンと炭素を含有するインサイチュリンドープエピタキシャル層の形成
US10008383B2 (en) Semiconductor structure and manufacturing method thereof
US20250174457A1 (en) Methods for depositing a boron doped silicon germanium layer and associated compositions
US20260035835A1 (en) Methods for selectively depositing a boron doped silicon germanium layer on a surface of a substrate
CN121815696A (zh) 一种pmos晶体管的形成方法
CN121815724A (zh) 一种金属氧化物半导体场效应晶体管结构及其制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20210315

Address after: Tokyo, Japan

Patentee after: Sheng Gao Co.,Ltd.

Address before: Tokyo, Japan

Patentee before: Sheng Gao Co.,Ltd.

Patentee before: DENSO Corp.

TR01 Transfer of patent right