CN102171763A - 使用局部时钟发生器的自定时校准优化扩展的电压或工艺范围上的sram性能 - Google Patents
使用局部时钟发生器的自定时校准优化扩展的电压或工艺范围上的sram性能 Download PDFInfo
- Publication number
- CN102171763A CN102171763A CN2009801388825A CN200980138882A CN102171763A CN 102171763 A CN102171763 A CN 102171763A CN 2009801388825 A CN2009801388825 A CN 2009801388825A CN 200980138882 A CN200980138882 A CN 200980138882A CN 102171763 A CN102171763 A CN 102171763A
- Authority
- CN
- China
- Prior art keywords
- delay
- circuit
- signal
- input end
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Pulse Circuits (AREA)
- Static Random-Access Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Description
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/244,286 US7864625B2 (en) | 2008-10-02 | 2008-10-02 | Optimizing SRAM performance over extended voltage or process range using self-timed calibration of local clock generator |
US12/244,286 | 2008-10-02 | ||
PCT/EP2009/062758 WO2010037815A2 (en) | 2008-10-02 | 2009-10-01 | Optimizing sram performance over extended voltage or process range using self-timed calibration of local clock generator |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102171763A true CN102171763A (zh) | 2011-08-31 |
CN102171763B CN102171763B (zh) | 2013-02-20 |
Family
ID=41479005
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009801388825A Expired - Fee Related CN102171763B (zh) | 2008-10-02 | 2009-10-01 | 延迟电路及局部时钟缓冲器 |
Country Status (6)
Country | Link |
---|---|
US (1) | US7864625B2 (zh) |
EP (1) | EP2345036B1 (zh) |
JP (3) | JP5341195B2 (zh) |
KR (1) | KR101369057B1 (zh) |
CN (1) | CN102171763B (zh) |
WO (1) | WO2010037815A2 (zh) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102946082A (zh) * | 2012-10-23 | 2013-02-27 | 南京南瑞继保电气有限公司 | 一种采用双总线冗余通讯的实现方法 |
CN110795899A (zh) * | 2019-11-07 | 2020-02-14 | 天津飞腾信息技术有限公司 | 芯片上电控制装置 |
CN114167943A (zh) * | 2021-12-03 | 2022-03-11 | 无锡中微亿芯有限公司 | 一种可编程逻辑芯片的时钟偏移可调的芯片时钟架构 |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100887238B1 (ko) * | 2007-08-10 | 2009-03-06 | 삼성전자주식회사 | 파이프라인 시스템의 동적 클럭 제어 장치 및 방법 |
US20100118621A1 (en) * | 2008-11-07 | 2010-05-13 | International Business Machines Corporation | Implementing Variation Tolerant Memory Array Signal Timing |
EP2774151B1 (en) | 2011-11-01 | 2019-08-14 | Rambus Inc. | Data transmission using delayed timing signals |
KR101908409B1 (ko) | 2012-04-02 | 2018-10-17 | 삼성전자 주식회사 | 클럭 지연 도미노 로직 회로 및 이를 포함하는 장치들 |
CN103730157A (zh) * | 2012-10-12 | 2014-04-16 | 上海华虹集成电路有限责任公司 | 用于Flash EEPROM的字线驱动电路 |
US9154117B2 (en) | 2013-03-06 | 2015-10-06 | Qualcomm Incorporated | Pulse generation in dual supply systems |
US9088279B2 (en) | 2013-09-24 | 2015-07-21 | International Business Machines Corporation | Margin improvement for configurable local clock buffer |
US9070433B1 (en) | 2014-03-11 | 2015-06-30 | International Business Machines Corporation | SRAM supply voltage global bitline precharge pulse |
US9401698B1 (en) | 2015-05-20 | 2016-07-26 | International Business Machines Corporation | Transforming a phase-locked-loop generated chip clock signal to a local clock signal |
CN105141295B (zh) * | 2015-07-30 | 2017-10-10 | 灿芯半导体(上海)有限公司 | 内建时钟的自校准电路 |
US9712141B2 (en) * | 2015-12-03 | 2017-07-18 | Apple Inc. | Modulation of power supply voltage for varying propagation delay |
US9729254B1 (en) * | 2016-03-18 | 2017-08-08 | Samsung Electronics Co., Ltd | Apparatus and method for providing east second order input intercept point calibration based on two tone testing |
US10217507B2 (en) * | 2016-11-08 | 2019-02-26 | Globalfoundries Inc. | Bending circuit for static random access memory (SRAM) self-timer |
US10763876B2 (en) * | 2018-10-29 | 2020-09-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Apparatus, circuits and methods for calibrating a time to digital converter |
US10854264B2 (en) * | 2019-03-05 | 2020-12-01 | Arm Limited | Current-starved delay circuitry |
US10839865B1 (en) * | 2019-04-29 | 2020-11-17 | Arm Limited | Self-timed memory with adaptive voltage scaling |
US10978140B2 (en) | 2019-09-06 | 2021-04-13 | International Business Machines Corporation | Random-access memory array memory cell selection |
US11011212B1 (en) | 2020-05-12 | 2021-05-18 | Micron Technology, Inc. | Delay calibration oscillators for a memory device |
CN116324993A (zh) * | 2020-11-17 | 2023-06-23 | 瑞萨电子美国有限公司 | 存储器接口应用中用于电源终端的低功率输出驱动器 |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63245010A (ja) * | 1987-03-31 | 1988-10-12 | Fujitsu Ltd | 逓倍回路 |
JPH03157011A (ja) | 1989-08-22 | 1991-07-05 | Fujitsu Ltd | レベル変換回路及び該レベル変換回路を使用してなる遅延回路 |
JPH03159309A (ja) * | 1989-11-17 | 1991-07-09 | Nec Corp | クロック入力回路およびクロック入力方法 |
JP3157011B2 (ja) | 1991-06-29 | 2001-04-16 | マツダ株式会社 | ウィンド開閉制御装置 |
US5389843A (en) * | 1992-08-28 | 1995-02-14 | Tektronix, Inc. | Simplified structure for programmable delays |
JP3591887B2 (ja) * | 1994-09-12 | 2004-11-24 | 富士通株式会社 | 半導体記憶装置 |
US5596539A (en) * | 1995-12-28 | 1997-01-21 | Lsi Logic Corporation | Method and apparatus for a low power self-timed memory control system |
JP3729582B2 (ja) * | 1996-08-13 | 2005-12-21 | 富士通株式会社 | 半導体装置、半導体装置システム及びディジタル遅延回路 |
JP3986103B2 (ja) * | 1996-08-30 | 2007-10-03 | 富士通株式会社 | 半導体集積回路 |
JPH11203877A (ja) * | 1998-01-19 | 1999-07-30 | Hitachi Ltd | 半導体集積回路及びその設計方法 |
JP2001057083A (ja) * | 1999-08-11 | 2001-02-27 | Hitachi Ltd | 半導体記憶装置 |
JP2001101868A (ja) * | 1999-09-30 | 2001-04-13 | Hitachi Ltd | 半導体記憶装置 |
JP4443728B2 (ja) * | 2000-06-09 | 2010-03-31 | 株式会社ルネサステクノロジ | クロック発生回路 |
US6452431B1 (en) * | 2000-08-28 | 2002-09-17 | Micron Technology, Inc. | Scheme for delay locked loop reset protection |
US6889336B2 (en) * | 2001-01-05 | 2005-05-03 | Micron Technology, Inc. | Apparatus for improving output skew for synchronous integrate circuits has delay circuit for generating unique clock signal by applying programmable delay to delayed clock signal |
KR100446291B1 (ko) * | 2001-11-07 | 2004-09-01 | 삼성전자주식회사 | 카스 레이턴시를 이용하여 락킹 레졸루션 조절이 가능한지연동기 루프 회로 |
JP3866594B2 (ja) * | 2002-03-15 | 2007-01-10 | Necエレクトロニクス株式会社 | 遅延回路と半導体記憶装置及び半導体記憶装置の制御方法 |
US6917228B2 (en) * | 2002-06-06 | 2005-07-12 | Micron Technology, Inc. | Delay locked loop circuit with time delay quantifier and control |
US6891415B2 (en) * | 2002-06-11 | 2005-05-10 | Micron Technology, Inc. | Method and apparatus for enabling a timing synchronization circuit |
JP2004022070A (ja) * | 2002-06-17 | 2004-01-22 | Renesas Technology Corp | 半導体記憶装置 |
US6714464B2 (en) * | 2002-06-26 | 2004-03-30 | Silicon Graphics, Inc. | System and method for a self-calibrating sense-amplifier strobe |
JP2005292947A (ja) * | 2004-03-31 | 2005-10-20 | Hitachi Ltd | データ処理装置、遅延回路及び遅延素子 |
US7212053B2 (en) * | 2005-05-12 | 2007-05-01 | Micron Technology, Inc. | Measure-initialized delay locked loop with live measurement |
US7499347B2 (en) * | 2006-08-09 | 2009-03-03 | Qualcomm Incorporated | Self-timing circuit with programmable delay and programmable accelerator circuits |
US7495487B2 (en) * | 2007-04-09 | 2009-02-24 | Micron Technology, Inc. | Delay-locked loop (DLL) system for determining forward clock path delay |
-
2008
- 2008-10-02 US US12/244,286 patent/US7864625B2/en not_active Expired - Fee Related
-
2009
- 2009-10-01 EP EP09783647A patent/EP2345036B1/en not_active Not-in-force
- 2009-10-01 JP JP2011529554A patent/JP5341195B2/ja not_active Expired - Fee Related
- 2009-10-01 WO PCT/EP2009/062758 patent/WO2010037815A2/en active Application Filing
- 2009-10-01 KR KR1020117008616A patent/KR101369057B1/ko not_active IP Right Cessation
- 2009-10-01 CN CN2009801388825A patent/CN102171763B/zh not_active Expired - Fee Related
-
2013
- 2013-05-22 JP JP2013107770A patent/JP5559394B2/ja not_active Expired - Fee Related
-
2014
- 2014-04-04 JP JP2014078123A patent/JP5771309B2/ja not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102946082A (zh) * | 2012-10-23 | 2013-02-27 | 南京南瑞继保电气有限公司 | 一种采用双总线冗余通讯的实现方法 |
CN110795899A (zh) * | 2019-11-07 | 2020-02-14 | 天津飞腾信息技术有限公司 | 芯片上电控制装置 |
CN110795899B (zh) * | 2019-11-07 | 2023-11-28 | 飞腾信息技术有限公司 | 芯片上电控制装置 |
CN114167943A (zh) * | 2021-12-03 | 2022-03-11 | 无锡中微亿芯有限公司 | 一种可编程逻辑芯片的时钟偏移可调的芯片时钟架构 |
Also Published As
Publication number | Publication date |
---|---|
US20100085823A1 (en) | 2010-04-08 |
EP2345036B1 (en) | 2012-05-30 |
JP5559394B2 (ja) | 2014-07-23 |
JP2013232275A (ja) | 2013-11-14 |
US7864625B2 (en) | 2011-01-04 |
KR101369057B1 (ko) | 2014-02-28 |
JP5341195B2 (ja) | 2013-11-13 |
CN102171763B (zh) | 2013-02-20 |
EP2345036A2 (en) | 2011-07-20 |
KR20110081978A (ko) | 2011-07-15 |
JP2012504838A (ja) | 2012-02-23 |
WO2010037815A2 (en) | 2010-04-08 |
WO2010037815A3 (en) | 2010-08-05 |
JP2014194838A (ja) | 2014-10-09 |
JP5771309B2 (ja) | 2015-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102171763B (zh) | 延迟电路及局部时钟缓冲器 | |
US6385101B1 (en) | Programmable delay control for sense amplifiers in a memory | |
US8233340B1 (en) | Programmable control block for dual port SRAM application | |
US7777545B2 (en) | Semiconductor device and timing adjusting method for semiconductor device | |
US6366507B1 (en) | High speed semiconductor memory device with short word line switching time | |
KR101716714B1 (ko) | 클럭 신호에 동기하는 반도체 메모리 장치 | |
US8000157B2 (en) | RAM macro and timing generating circuit thereof | |
Cosemans et al. | A 3.6 pJ/access 480 MHz, 128 kb on-chip SRAM with 850 MHz boost mode in 90 nm CMOS with tunable sense amplifiers | |
US20050007170A1 (en) | Asynchronous control circuit and semiconductor integrated circuit device | |
US5978286A (en) | Timing control of amplifiers in a memory | |
US7031207B2 (en) | Semiconductor memory device with configurable on-chip delay circuit | |
US20090097330A1 (en) | Fuse latch circuit and fuse latch method | |
US7561485B2 (en) | Sense architecture | |
US6459637B1 (en) | Zero margin enable controlling apparatus and method of sense amplifier adapted to semiconductor memory device | |
US7114118B1 (en) | System and method for providing adjustable read margins in a semiconductor memory | |
JP2002076859A (ja) | タイミング調整回路 | |
JP2009123323A (ja) | テスト回路を含む半導体メモリ装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171031 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171031 Address after: American New York Patentee after: Core USA second LLC Address before: American New York Patentee before: International Business Machines Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130220 Termination date: 20211001 |