CN101828234B - 信息处理系统 - Google Patents
信息处理系统 Download PDFInfo
- Publication number
- CN101828234B CN101828234B CN2008801116987A CN200880111698A CN101828234B CN 101828234 B CN101828234 B CN 101828234B CN 2008801116987 A CN2008801116987 A CN 2008801116987A CN 200880111698 A CN200880111698 A CN 200880111698A CN 101828234 B CN101828234 B CN 101828234B
- Authority
- CN
- China
- Prior art keywords
- semiconductor memory
- memory device
- volatile semiconductor
- page
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/005—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor comprising combined but independently operative RAM-ROM, RAM-PROM, RAM-EPROM cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0033—Disturbance prevention or evaluation; Refreshing of disturbed memory data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
- G11C16/3431—Circuits or methods to detect disturbed nonvolatile memory cells, e.g. which still read as programmed but with threshold less than the program verify threshold or read as erased but with threshold greater than the erase verify threshold, and to reverse the disturbance via a refreshing programming or erasing step
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/10—Resistive cells; Technology aspects
- G11C2213/11—Metal ion trapping, i.e. using memory material including cavities, pores or spaces in form of tunnels or channels wherein metal ions can be trapped but do not react and form an electro-deposit creating filaments or dendrites
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/31—Material having complex metal oxide, e.g. perovskite structure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/34—Material includes an oxide or a nitride
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/50—Resistive cell structure aspects
- G11C2213/56—Structure including two electrodes, a memory active layer and a so called passive or source or reservoir layer which is NOT an electrode, wherein the passive or source or reservoir layer is a source of ions which migrate afterwards in the memory active layer to be only trapped there, to form conductive filaments there or to react with the material of the memory active layer in redox way
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/72—Array wherein the access device being a diode
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Materials Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
- Memory System (AREA)
- Dram (AREA)
Abstract
Description
Claims (12)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP269772/2007 | 2007-10-17 | ||
JP2007269772A JP5049733B2 (ja) | 2007-10-17 | 2007-10-17 | 情報処理システム |
PCT/JP2008/069287 WO2009051276A1 (en) | 2007-10-17 | 2008-10-17 | Information processing system |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310603463.2A Division CN103594115A (zh) | 2007-10-17 | 2008-10-17 | 信息处理系统 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101828234A CN101828234A (zh) | 2010-09-08 |
CN101828234B true CN101828234B (zh) | 2013-12-25 |
Family
ID=40567530
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310603463.2A Pending CN103594115A (zh) | 2007-10-17 | 2008-10-17 | 信息处理系统 |
CN2008801116987A Active CN101828234B (zh) | 2007-10-17 | 2008-10-17 | 信息处理系统 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310603463.2A Pending CN103594115A (zh) | 2007-10-17 | 2008-10-17 | 信息处理系统 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20100211725A1 (zh) |
EP (1) | EP2198428A4 (zh) |
JP (1) | JP5049733B2 (zh) |
KR (1) | KR20100044213A (zh) |
CN (2) | CN103594115A (zh) |
WO (1) | WO2009051276A1 (zh) |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5426438B2 (ja) * | 2009-04-30 | 2014-02-26 | 株式会社東芝 | 不揮発性半導体記憶装置 |
KR101097435B1 (ko) | 2009-06-15 | 2011-12-23 | 주식회사 하이닉스반도체 | 멀티 레벨을 갖는 상변화 메모리 장치 및 그 구동방법 |
US8626997B2 (en) | 2009-07-16 | 2014-01-07 | Micron Technology, Inc. | Phase change memory in a dual inline memory module |
WO2011021432A1 (ja) * | 2009-08-21 | 2011-02-24 | 株式会社日立製作所 | 半導体装置 |
JP5482021B2 (ja) * | 2009-08-26 | 2014-04-23 | 富士通株式会社 | 抵抗スイッチ素子および抵抗スイッチメモリ素子 |
JP5558090B2 (ja) * | 2009-12-16 | 2014-07-23 | 株式会社東芝 | 抵抗変化型メモリセルアレイ |
JP5277262B2 (ja) * | 2011-01-13 | 2013-08-28 | 京セラドキュメントソリューションズ株式会社 | 電子機器およびシステム管理プログラム |
JP5346964B2 (ja) * | 2011-02-02 | 2013-11-20 | 京セラドキュメントソリューションズ株式会社 | 電子機器およびシステム管理プログラム |
US8612676B2 (en) * | 2010-12-22 | 2013-12-17 | Intel Corporation | Two-level system main memory |
EP3382556A1 (en) | 2011-09-30 | 2018-10-03 | INTEL Corporation | Memory channel that supports near memory and far memory access |
JP2013110279A (ja) * | 2011-11-21 | 2013-06-06 | Toshiba Corp | 不揮発性記憶装置 |
JP2013161878A (ja) * | 2012-02-02 | 2013-08-19 | Renesas Electronics Corp | 半導体装置、および半導体装置の製造方法 |
KR101431215B1 (ko) * | 2012-12-04 | 2014-08-19 | 성균관대학교산학협력단 | 반도체 메모리 장치, 리프레쉬 방법 및 시스템 |
US9146882B2 (en) | 2013-02-04 | 2015-09-29 | International Business Machines Corporation | Securing the contents of a memory device |
JP5989611B2 (ja) | 2013-02-05 | 2016-09-07 | 株式会社東芝 | 半導体記憶装置、及びそのデータ制御方法 |
KR102092776B1 (ko) | 2013-11-20 | 2020-03-24 | 에스케이하이닉스 주식회사 | 전자 장치 |
US10116336B2 (en) * | 2014-06-13 | 2018-10-30 | Sandisk Technologies Llc | Error correcting code adjustment for a data storage device |
KR102151183B1 (ko) * | 2014-06-30 | 2020-09-02 | 삼성전자주식회사 | 저항성 메모리 장치 및 저항성 메모리 장치의 동작방법 |
US9978448B2 (en) | 2014-10-31 | 2018-05-22 | Sony Corporation | Memory controller, storage device, information processing system, and memory controlling method |
CN105808455B (zh) * | 2014-12-31 | 2020-04-28 | 华为技术有限公司 | 访问内存的方法、存储级内存及计算机系统 |
US9697874B1 (en) * | 2015-06-09 | 2017-07-04 | Crossbar, Inc. | Monolithic memory comprising 1T1R code memory and 1TnR storage class memory |
KR102559530B1 (ko) * | 2016-09-19 | 2023-07-27 | 에스케이하이닉스 주식회사 | 저항성 메모리 장치, 이를 위한 디스터번스 방지 회로 및 방법 |
JP6697360B2 (ja) * | 2016-09-20 | 2020-05-20 | キオクシア株式会社 | メモリシステムおよびプロセッサシステム |
KR102658230B1 (ko) * | 2018-06-01 | 2024-04-17 | 삼성전자주식회사 | 반도체 메모리 장치, 이를 포함하는 메모리 시스템 및 반도체 메모리 장치의 동작 방법 |
US11189662B2 (en) | 2018-08-13 | 2021-11-30 | Micron Technology | Memory cell stack and via formation for a memory device |
US11373695B2 (en) * | 2019-12-18 | 2022-06-28 | Micron Technology, Inc. | Memory accessing with auto-precharge |
US11139016B1 (en) | 2020-04-07 | 2021-10-05 | Micron Technology, Inc. | Read refresh operation |
US11404120B2 (en) | 2020-05-13 | 2022-08-02 | Micron Technology, Inc. | Refresh operation of a memory cell |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6484270B1 (en) * | 1998-09-28 | 2002-11-19 | Fujitsu Limited | Electric device with flash memory built-in |
CN1790540A (zh) * | 2004-11-04 | 2006-06-21 | 索尼株式会社 | 存储器和半导体设备 |
CN1811985A (zh) * | 2005-01-19 | 2006-08-02 | 尔必达存储器株式会社 | 存储器装置 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5606532A (en) * | 1995-03-17 | 1997-02-25 | Atmel Corporation | EEPROM array with flash-like core |
US5909449A (en) | 1997-09-08 | 1999-06-01 | Invox Technology | Multibit-per-cell non-volatile memory with error detection and correction |
US6141241A (en) | 1998-06-23 | 2000-10-31 | Energy Conversion Devices, Inc. | Universal memory element with systems employing same and apparatus and method for reading, writing and programming same |
JP3937214B2 (ja) * | 1999-09-17 | 2007-06-27 | 株式会社ルネサステクノロジ | エラー訂正回数を記録する記憶装置 |
JP3770171B2 (ja) * | 2002-02-01 | 2006-04-26 | ソニー株式会社 | メモリ装置およびそれを用いたメモリシステム |
JP4660095B2 (ja) | 2002-04-04 | 2011-03-30 | 株式会社東芝 | 相変化メモリ装置 |
US6788605B2 (en) * | 2002-07-15 | 2004-09-07 | Hewlett-Packard Development Company, L.P. | Shared volatile and non-volatile memory |
JP4256175B2 (ja) * | 2003-02-04 | 2009-04-22 | 株式会社東芝 | 不揮発性半導体メモリ |
US6930909B2 (en) * | 2003-06-25 | 2005-08-16 | Micron Technology, Inc. | Memory device and methods of controlling resistance variation and resistance profile drift |
US20050177679A1 (en) * | 2004-02-06 | 2005-08-11 | Alva Mauricio H. | Semiconductor memory device |
US7453715B2 (en) * | 2005-03-30 | 2008-11-18 | Ovonyx, Inc. | Reading a phase change memory |
JP4537909B2 (ja) * | 2005-08-08 | 2010-09-08 | 株式会社東芝 | 情報記録装置 |
-
2007
- 2007-10-17 JP JP2007269772A patent/JP5049733B2/ja not_active Expired - Fee Related
-
2008
- 2008-10-17 EP EP08840090A patent/EP2198428A4/en not_active Withdrawn
- 2008-10-17 KR KR1020107003299A patent/KR20100044213A/ko not_active Application Discontinuation
- 2008-10-17 US US12/672,083 patent/US20100211725A1/en not_active Abandoned
- 2008-10-17 CN CN201310603463.2A patent/CN103594115A/zh active Pending
- 2008-10-17 WO PCT/JP2008/069287 patent/WO2009051276A1/en active Application Filing
- 2008-10-17 CN CN2008801116987A patent/CN101828234B/zh active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6484270B1 (en) * | 1998-09-28 | 2002-11-19 | Fujitsu Limited | Electric device with flash memory built-in |
CN1790540A (zh) * | 2004-11-04 | 2006-06-21 | 索尼株式会社 | 存储器和半导体设备 |
CN1811985A (zh) * | 2005-01-19 | 2006-08-02 | 尔必达存储器株式会社 | 存储器装置 |
Also Published As
Publication number | Publication date |
---|---|
CN103594115A (zh) | 2014-02-19 |
KR20100044213A (ko) | 2010-04-29 |
US20100211725A1 (en) | 2010-08-19 |
JP5049733B2 (ja) | 2012-10-17 |
WO2009051276A1 (en) | 2009-04-23 |
EP2198428A4 (en) | 2010-11-10 |
EP2198428A1 (en) | 2010-06-23 |
CN101828234A (zh) | 2010-09-08 |
JP2009099200A (ja) | 2009-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101828234B (zh) | 信息处理系统 | |
JP5049814B2 (ja) | 不揮発性半導体記憶装置のデータ書き込み方法 | |
KR101141865B1 (ko) | 반도체 기억 장치 | |
KR102178832B1 (ko) | 저항성 메모리 장치 및 저항성 메모리 장치의 동작 방법 | |
JP5178448B2 (ja) | 不揮発性半導体記憶装置 | |
CN101828235B (zh) | 非易失性半导体存储器件 | |
CN101828236B (zh) | 非易失性半导体存储器件 | |
JP5268481B2 (ja) | 不揮発性半導体記憶装置 | |
KR102159258B1 (ko) | 메모리 장치 및 상기 메모리 장치의 동작 방법 | |
US8493770B2 (en) | Non-volatile semiconductor storage device with concurrent read operation | |
JP4719236B2 (ja) | 半導体記憶装置及び半導体記憶システム | |
KR102140786B1 (ko) | 저항성 메모리 장치 및 상기 저항성 메모리 장치의 동작 방법 | |
TWI406297B (zh) | Semiconductor memory device | |
JP5072564B2 (ja) | 半導体記憶装置及びメモリセル電圧印加方法 | |
KR102161739B1 (ko) | 저항성 메모리 장치 및 저항성 메모리 장치의 동작 방법 | |
CN105304114A (zh) | 存储装置和操作存储系统的方法 | |
JP2010033674A (ja) | 半導体記憶装置 | |
KR102298607B1 (ko) | 저항성 메모리 시스템 및 저항성 메모리 시스템의 동작 방법 | |
JP2010044827A (ja) | 不揮発性半導体記憶装置 | |
JP5161697B2 (ja) | 不揮発性半導体記憶装置 | |
CN107919151A (zh) | 存储器器件及其操作方法,以及存储器系统 | |
US10872665B2 (en) | Memory device performing data comparison write and memory system including the same | |
US9570200B2 (en) | Resistive memory device having memory cell arrays with multiple stack layers and bad-region managing circuit and method for managing short failure | |
JP2013065396A (ja) | 不揮発性半導体記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20170807 Address after: Tokyo, Japan Patentee after: TOSHIBA MEMORY Corp. Address before: Tokyo, Japan Patentee before: Toshiba Corp. |
|
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: Tokyo, Japan Patentee after: Kaixia Co.,Ltd. Address before: Tokyo, Japan Patentee before: TOSHIBA MEMORY Corp. Address after: Tokyo, Japan Patentee after: TOSHIBA MEMORY Corp. Address before: Tokyo, Japan Patentee before: Japanese businessman Panjaya Co.,Ltd. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20220128 Address after: Tokyo, Japan Patentee after: Japanese businessman Panjaya Co.,Ltd. Address before: Tokyo, Japan Patentee before: TOSHIBA MEMORY Corp. |