CN100517709C - 具测试电路之集成电路 - Google Patents
具测试电路之集成电路 Download PDFInfo
- Publication number
- CN100517709C CN100517709C CNB2004100301310A CN200410030131A CN100517709C CN 100517709 C CN100517709 C CN 100517709C CN B2004100301310 A CNB2004100301310 A CN B2004100301310A CN 200410030131 A CN200410030131 A CN 200410030131A CN 100517709 C CN100517709 C CN 100517709C
- Authority
- CN
- China
- Prior art keywords
- test
- circuit
- integrated circuit
- voltage
- splice
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012360 testing method Methods 0.000 claims abstract description 226
- 230000004913 activation Effects 0.000 claims abstract description 13
- 230000006870 function Effects 0.000 claims description 43
- 238000005259 measurement Methods 0.000 claims description 17
- 238000000034 method Methods 0.000 claims description 6
- 230000003213 activating effect Effects 0.000 claims description 3
- 238000010998 test method Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 241000294743 Gamochaeta Species 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011990 functional testing Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/12005—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising voltage or current generators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31701—Arrangements for setting the Unit Under Test [UUT] in a test mode
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31707—Test strategies
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/48—Arrangements in static stores specially adapted for testing by means external to the store, e.g. using direct memory access [DMA] or using auxiliary access paths
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31924—Voltage or current aspects, e.g. driver, receiver
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (6)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10313872.2 | 2003-03-21 | ||
DE10313872A DE10313872B3 (de) | 2003-03-21 | 2003-03-21 | Integrierte Schaltung mit einer Testschaltung |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1532934A CN1532934A (zh) | 2004-09-29 |
CN100517709C true CN100517709C (zh) | 2009-07-22 |
Family
ID=32309078
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100301310A Expired - Fee Related CN100517709C (zh) | 2003-03-21 | 2004-03-19 | 具测试电路之集成电路 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20040222812A1 (zh) |
CN (1) | CN100517709C (zh) |
DE (1) | DE10313872B3 (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7409609B2 (en) * | 2005-03-14 | 2008-08-05 | Infineon Technologies Flash Gmbh & Co. Kg | Integrated circuit with a control input that can be disabled |
US7433790B2 (en) * | 2005-06-06 | 2008-10-07 | Standard Microsystems Corporation | Automatic reference voltage trimming technique |
FR3047633B1 (fr) * | 2016-02-08 | 2019-03-22 | Continental Automotive France | Circuit integre avec broches auxiliaires d'alimentation electrique |
CN113341295B (zh) * | 2021-05-08 | 2023-08-18 | 山东英信计算机技术有限公司 | 一种测试治具和测试系统 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4357703A (en) * | 1980-10-09 | 1982-11-02 | Control Data Corporation | Test system for LSI circuits resident on LSI chips |
US4816757A (en) * | 1985-03-07 | 1989-03-28 | Texas Instruments Incorporated | Reconfigurable integrated circuit for enhanced testing in a manufacturing environment |
JPS6267474A (ja) * | 1985-09-20 | 1987-03-27 | Mitsubishi Electric Corp | 半導体試験装置 |
US5146161A (en) * | 1991-04-05 | 1992-09-08 | Vlsi Technology, Inc. | Integrated circuit test system |
KR100231393B1 (ko) * | 1991-04-18 | 1999-11-15 | 나시모토 류조 | 반도체집적회로장치 |
JP3071600B2 (ja) * | 1993-02-26 | 2000-07-31 | 日本電気株式会社 | 半導体記憶装置 |
US5627478A (en) * | 1995-07-06 | 1997-05-06 | Micron Technology, Inc. | Apparatus for disabling and re-enabling access to IC test functions |
US6005406A (en) * | 1995-12-07 | 1999-12-21 | International Business Machines Corporation | Test device and method facilitating aggressive circuit design |
JP2000011691A (ja) * | 1998-06-16 | 2000-01-14 | Mitsubishi Electric Corp | 半導体試験装置 |
US6313657B1 (en) * | 1998-12-24 | 2001-11-06 | Advantest Corporation | IC testing apparatus and testing method using same |
US6489798B1 (en) * | 2000-03-30 | 2002-12-03 | Symagery Microsystems Inc. | Method and apparatus for testing image sensing circuit arrays |
JP2002074996A (ja) * | 2000-08-25 | 2002-03-15 | Mitsubishi Electric Corp | 半導体集積回路 |
JP2002214306A (ja) * | 2001-01-15 | 2002-07-31 | Hitachi Ltd | 半導体集積回路 |
DE10154614C1 (de) * | 2001-11-07 | 2003-05-08 | Infineon Technologies Ag | Integrierte Schaltung mit einer Testschaltung und Verfahren zum Entkoppeln einer Testschaltung |
DE10202904B4 (de) * | 2002-01-25 | 2004-11-18 | Infineon Technologies Ag | Vorrichtung und Verfahren zum parallelen und unabhängigen Test spannungsversorgter Halbleiterspeichereinrichtungen |
KR100459701B1 (ko) * | 2002-02-18 | 2004-12-04 | 삼성전자주식회사 | 접점 개폐 장치 제어 회로 및 이를 이용한 반도체 칩테스트 시스템 및 테스트 방법 |
-
2003
- 2003-03-21 DE DE10313872A patent/DE10313872B3/de not_active Expired - Fee Related
-
2004
- 2004-03-19 US US10/804,582 patent/US20040222812A1/en not_active Abandoned
- 2004-03-19 CN CNB2004100301310A patent/CN100517709C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US20040222812A1 (en) | 2004-11-11 |
CN1532934A (zh) | 2004-09-29 |
DE10313872B3 (de) | 2004-06-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6026039A (en) | Parallel test circuit for semiconductor memory | |
CN100593121C (zh) | 使用参数测量单元作为被测器件的电源 | |
US20070070679A1 (en) | Circuitry for a programmable element | |
CN100517709C (zh) | 具测试电路之集成电路 | |
KR20030088863A (ko) | 두개의 내부 전원 기준 전압 발생 회로를 구비한 내부전원 전압 제어 장치 | |
US6133053A (en) | Circuit and a method for configuring pad connections in an integrated device | |
US7298157B2 (en) | Device for generating internal voltages in burn-in test mode | |
US6535447B2 (en) | Semiconductor memory device and voltage level control method thereof | |
JPH09298280A (ja) | 半導体装置の電圧クランプ回路 | |
US20020021603A1 (en) | Apparatus and method for package level burn-in test in semiconductor device | |
KR100804148B1 (ko) | 반도체 소자 | |
KR100230401B1 (ko) | 반도체 메모리장치의 dc 신호 측정회로 | |
KR100780619B1 (ko) | 반도체 장치 | |
US7580300B2 (en) | Data output circuit of semiconductor memory apparatus | |
KR100247221B1 (ko) | 테스트모드 활성화회로 | |
KR100206700B1 (ko) | 반도체 메모리 장치의 패드 연결방법 | |
KR100273209B1 (ko) | 전압레벨가변공급장치 | |
KR20010053128A (ko) | 전자 테스트 메모리 장치 | |
KR940008212B1 (ko) | 리던던트 셀의 테스트 수단이 내장된 반도체 메모리 장치 | |
KR100252895B1 (ko) | Vpp 발생회로 | |
US20050035806A1 (en) | Circuit and method to protect EEPROM data during ESD events | |
KR100250029B1 (ko) | 반도체 메모리 소자의 리던던시 셀 중복소거 방지장치 | |
KR20210031088A (ko) | 스몰핀 패키지용 오티피 메모리 제어 시스템, 오티피 메모리의 프로그래밍 및 읽기 회로 | |
Malandruccolo et al. | New on-chip screening of gate oxides smart power devices for automotive applications | |
JP2001014886A (ja) | 半導体集積回路装置及びその制御方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
C56 | Change in the name or address of the patentee | ||
CP01 | Change in the name or title of a patent holder |
Address after: Munich, Germany Patentee after: Infineon Technologies AG Address before: Munich, Germany Patentee before: INFINEON TECHNOLOGIES AG |
|
TR01 | Transfer of patent right |
Effective date of registration: 20120920 Address after: Munich, Germany Patentee after: QIMONDA AG Address before: Munich, Germany Patentee before: Infineon Technologies AG |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20160112 Address after: German Berg, Laura Ibiza Patentee after: Infineon Technologies AG Address before: Munich, Germany Patentee before: QIMONDA AG |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090722 Termination date: 20160319 |
|
CF01 | Termination of patent right due to non-payment of annual fee |