CN100403547C - 电性程序化的金属氧化半导体晶体管源极/漏极串联电阻 - Google Patents
电性程序化的金属氧化半导体晶体管源极/漏极串联电阻 Download PDFInfo
- Publication number
- CN100403547C CN100403547C CNB028257383A CN02825738A CN100403547C CN 100403547 C CN100403547 C CN 100403547C CN B028257383 A CNB028257383 A CN B028257383A CN 02825738 A CN02825738 A CN 02825738A CN 100403547 C CN100403547 C CN 100403547C
- Authority
- CN
- China
- Prior art keywords
- transistor
- conductive layer
- layer
- semiconductor
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/671—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor having lateral variation in doping or structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/023—Manufacture or treatment of FETs having insulated gates [IGFET] having multiple independently-addressable gate electrodes influencing the same channel
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
- H10D64/518—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their lengths or sectional shapes
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/022,847 US6727534B1 (en) | 2001-12-20 | 2001-12-20 | Electrically programmed MOS transistor source/drain series resistance |
| US10/022,847 | 2001-12-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1606811A CN1606811A (zh) | 2005-04-13 |
| CN100403547C true CN100403547C (zh) | 2008-07-16 |
Family
ID=21811729
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB028257383A Expired - Lifetime CN100403547C (zh) | 2001-12-20 | 2002-12-19 | 电性程序化的金属氧化半导体晶体管源极/漏极串联电阻 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US6727534B1 (enExample) |
| EP (1) | EP1456888B1 (enExample) |
| JP (2) | JP4514022B2 (enExample) |
| KR (1) | KR100947897B1 (enExample) |
| CN (1) | CN100403547C (enExample) |
| AU (1) | AU2002359842A1 (enExample) |
| DE (1) | DE60237110D1 (enExample) |
| WO (1) | WO2003054969A1 (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2840453B1 (fr) * | 2002-06-04 | 2005-06-24 | St Microelectronics Sa | Procede de fabrication d'un transistor mos de longueur de grille reduite, et circuit integre comportant un tel transistor |
| US6891234B1 (en) * | 2004-01-07 | 2005-05-10 | Acorn Technologies, Inc. | Transistor with workfunction-induced charge layer |
| KR100776139B1 (ko) * | 2006-11-30 | 2007-11-15 | 동부일렉트로닉스 주식회사 | 플래시 메모리 소자 |
| US7723785B2 (en) * | 2007-07-31 | 2010-05-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | High performance power MOS structure |
| US7915128B2 (en) * | 2008-02-29 | 2011-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | High voltage semiconductor devices |
| US8698240B2 (en) * | 2010-05-25 | 2014-04-15 | Macronix International Co., Ltd. | Double diffused drain metal-oxide-simiconductor devices with floating poly thereon and methods of manufacturing the same |
| WO2017151148A1 (en) | 2016-03-04 | 2017-09-08 | Intel Corporation | Field effect transistors with a gated oxide semiconductor source/drain spacer |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1121259A (zh) * | 1995-05-04 | 1996-04-24 | 中国科学院微电子中心 | 一种高电子迁移率晶体管器件<hemt>的自对准制作的方法 |
| CN1157480A (zh) * | 1995-08-30 | 1997-08-20 | 摩托罗拉公司 | 用栅电极易处置隔层形成单边缓变沟道半导体器件的方法 |
| CN1236187A (zh) * | 1998-05-20 | 1999-11-24 | 三星电子株式会社 | 半导体器件的制造方法 |
| US6031266A (en) * | 1996-11-11 | 2000-02-29 | Kabushiki Kaisha Toshiba | Semiconductor device with conductive sidewall film |
| US6043545A (en) * | 1998-02-07 | 2000-03-28 | United Microelectronics Corp. | MOSFET device with two spacers |
| US6051470A (en) * | 1999-01-15 | 2000-04-18 | Advanced Micro Devices, Inc. | Dual-gate MOSFET with channel potential engineering |
Family Cites Families (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6325967A (ja) * | 1986-07-18 | 1988-02-03 | Hitachi Ltd | 半導体集積回路装置 |
| JP2667857B2 (ja) * | 1988-02-12 | 1997-10-27 | 株式会社日立製作所 | 半導体装置およびその製造方法 |
| JP2597719B2 (ja) * | 1989-07-31 | 1997-04-09 | 株式会社東芝 | 不揮発性半導体記憶装置およびその動作方法 |
| US5234852A (en) * | 1990-10-10 | 1993-08-10 | Sgs-Thomson Microelectronics, Inc. | Sloped spacer for MOS field effect devices comprising reflowable glass layer |
| US5221632A (en) * | 1990-10-31 | 1993-06-22 | Matsushita Electric Industrial Co., Ltd. | Method of proudcing a MIS transistor |
| KR940005293B1 (ko) * | 1991-05-23 | 1994-06-15 | 삼성전자 주식회사 | 게이트와 드레인이 중첩된 모오스 트랜지스터의 제조방법 및 그 구조 |
| WO1993009567A1 (en) * | 1991-10-31 | 1993-05-13 | Vlsi Technology, Inc. | Auxiliary gate lightly doped drain (agldd) structure with dielectric sidewalls |
| GB9219268D0 (en) * | 1992-09-11 | 1992-10-28 | Inmos Ltd | Semiconductor device incorporating a contact and manufacture thereof |
| GB2292008A (en) * | 1994-07-28 | 1996-02-07 | Hyundai Electronics Ind | A split gate type flash eeprom cell |
| US5925912A (en) * | 1995-03-27 | 1999-07-20 | Matsushita Electric Industrial Co.,Ltd. | Semiconductor apparatus having a conductive sidewall structure |
| US5719424A (en) * | 1995-10-05 | 1998-02-17 | Micron Technology, Inc. | Graded LDD implant process for sub-half-micron MOS devices |
| US5726081A (en) * | 1995-10-18 | 1998-03-10 | United Microelectronics Corp. | Method of fabricating metal contact of ultra-large-scale integration metal-oxide semiconductor field effect transistor with silicon-on-insulator structure |
| US5793089A (en) * | 1997-01-10 | 1998-08-11 | Advanced Micro Devices, Inc. | Graded MOS transistor junction formed by aligning a sequence of implants to a selectively removable polysilicon sidewall space and oxide thermally grown thereon |
| US6001697A (en) * | 1998-03-24 | 1999-12-14 | Mosel Vitelic Inc. | Process for manufacturing semiconductor devices having raised doped regions |
| US6194272B1 (en) * | 1998-05-19 | 2001-02-27 | Mosel Vitelic, Inc. | Split gate flash cell with extremely small cell size |
| US6207530B1 (en) | 1998-06-19 | 2001-03-27 | International Business Machines Corporation | Dual gate FET and process |
| KR100269336B1 (ko) * | 1998-09-16 | 2000-10-16 | 윤종용 | 전도층이 포함된 게이트 스페이서를 갖는 반도체 소자 및 그 제조방법 |
| JP2000223700A (ja) * | 1999-01-28 | 2000-08-11 | Sharp Corp | 半導体装置及びその製造方法 |
| TW408377B (en) * | 1999-03-26 | 2000-10-11 | United Microelectronics Corp | Method for manufacturing semiconductor devices |
| US6461951B1 (en) * | 1999-03-29 | 2002-10-08 | Advanced Micro Devices, Inc. | Method of forming a sidewall spacer to prevent gouging of device junctions during interlayer dielectric etching including silicide growth over gate spacers |
| US6306701B1 (en) * | 1999-04-20 | 2001-10-23 | United Microelectronics Corp. | Self-aligned contact process |
| US6180490B1 (en) | 1999-05-25 | 2001-01-30 | Chartered Semiconductor Manufacturing Ltd. | Method of filling shallow trenches |
| US6214653B1 (en) | 1999-06-04 | 2001-04-10 | International Business Machines Corporation | Method for fabricating complementary metal oxide semiconductor (CMOS) devices on a mixed bulk and silicon-on-insulator (SOI) substrate |
| US6300172B1 (en) | 1999-10-01 | 2001-10-09 | Chartered Semiconductor Manufacturing Ltd. | Method of field isolation in silicon-on-insulator technology |
| US6512273B1 (en) * | 2000-01-28 | 2003-01-28 | Advanced Micro Devices, Inc. | Method and structure for improving hot carrier immunity for devices with very shallow junctions |
| US6483154B1 (en) * | 2000-10-05 | 2002-11-19 | Advanced Micro Devices, Inc. | Nitrogen oxide plasma treatment for reduced nickel silicide bridging |
| US6507123B1 (en) * | 2000-10-05 | 2003-01-14 | Advanced Micro Devices, Inc. | Nickel silicide process using UDOX to prevent silicide shorting |
| JP2002329861A (ja) * | 2001-05-01 | 2002-11-15 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
| JP2003179224A (ja) * | 2001-12-10 | 2003-06-27 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
-
2001
- 2001-12-20 US US10/022,847 patent/US6727534B1/en not_active Expired - Lifetime
-
2002
- 2002-12-19 CN CNB028257383A patent/CN100403547C/zh not_active Expired - Lifetime
- 2002-12-19 EP EP02794406A patent/EP1456888B1/en not_active Expired - Lifetime
- 2002-12-19 DE DE60237110T patent/DE60237110D1/de not_active Expired - Lifetime
- 2002-12-19 JP JP2003555591A patent/JP4514022B2/ja not_active Expired - Fee Related
- 2002-12-19 AU AU2002359842A patent/AU2002359842A1/en not_active Abandoned
- 2002-12-19 WO PCT/US2002/041330 patent/WO2003054969A1/en not_active Ceased
- 2002-12-19 KR KR1020047009730A patent/KR100947897B1/ko not_active Expired - Fee Related
-
2010
- 2010-03-30 JP JP2010077347A patent/JP2010177690A/ja active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1121259A (zh) * | 1995-05-04 | 1996-04-24 | 中国科学院微电子中心 | 一种高电子迁移率晶体管器件<hemt>的自对准制作的方法 |
| CN1157480A (zh) * | 1995-08-30 | 1997-08-20 | 摩托罗拉公司 | 用栅电极易处置隔层形成单边缓变沟道半导体器件的方法 |
| US6031266A (en) * | 1996-11-11 | 2000-02-29 | Kabushiki Kaisha Toshiba | Semiconductor device with conductive sidewall film |
| US6043545A (en) * | 1998-02-07 | 2000-03-28 | United Microelectronics Corp. | MOSFET device with two spacers |
| CN1236187A (zh) * | 1998-05-20 | 1999-11-24 | 三星电子株式会社 | 半导体器件的制造方法 |
| US6051470A (en) * | 1999-01-15 | 2000-04-18 | Advanced Micro Devices, Inc. | Dual-gate MOSFET with channel potential engineering |
Also Published As
| Publication number | Publication date |
|---|---|
| US6727534B1 (en) | 2004-04-27 |
| EP1456888A1 (en) | 2004-09-15 |
| EP1456888B1 (en) | 2010-07-21 |
| DE60237110D1 (de) | 2010-09-02 |
| JP2010177690A (ja) | 2010-08-12 |
| KR100947897B1 (ko) | 2010-03-17 |
| KR20040071742A (ko) | 2004-08-12 |
| AU2002359842A1 (en) | 2003-07-09 |
| CN1606811A (zh) | 2005-04-13 |
| JP4514022B2 (ja) | 2010-07-28 |
| JP2005514772A (ja) | 2005-05-19 |
| WO2003054969A1 (en) | 2003-07-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11114563B2 (en) | Semiconductor devices with low junction capacitances and methods of fabrication thereof | |
| US6894357B2 (en) | Gate stack for high performance sub-micron CMOS devices | |
| CN100562988C (zh) | 绝缘体上半导体装置的制造方法 | |
| US9281390B2 (en) | Structure and method for forming programmable high-K/metal gate memory device | |
| US20070228473A1 (en) | ULTRA-THIN Si MOSFET DEVICE STRUCTURE AND METHOD OF MANUFACTURE | |
| CN101138081A (zh) | 集成电路及其制造方法 | |
| CN101292340A (zh) | 使用自对准沟槽隔离的减小电场dmos | |
| US9373716B2 (en) | Impact ionization devices, and methods of forming impact ionization devices | |
| JP2010177690A (ja) | 電気的にプログラムされたソース/ドレイン直列抵抗を有するmosトランジスタ | |
| US12494425B2 (en) | Integration scheme to build resistor, capacitor, efuse using silicon-rich dielectric layer as a base dielectric | |
| JP2001156290A (ja) | 半導体装置 | |
| US20100237410A1 (en) | Ultra-thin semiconductor on insulator metal gate complementary field effect transistor with metal gate and method of forming thereof | |
| US6146952A (en) | Semiconductor device having self-aligned asymmetric source/drain regions and method of fabrication thereof | |
| TWI668731B (zh) | 具有多個氮化層的半導體裝置結構及其形成方法 | |
| JP2012028562A (ja) | 半導体装置の製造方法 | |
| TWI409948B (zh) | 製造具有不同高度接觸線之高密集度mosfet電路的結構與方法 | |
| US6090676A (en) | Process for making high performance MOSFET with scaled gate electrode thickness | |
| KR100549006B1 (ko) | 완전한 실리사이드 게이트를 갖는 모스 트랜지스터 제조방법 | |
| US6169006B1 (en) | Semiconductor device having grown oxide spacers and method of manufacture thereof | |
| US7078283B1 (en) | Process for providing ESD protection by using contact etch module | |
| US6638829B1 (en) | Semiconductor structure having a metal gate electrode and elevated salicided source/drain regions and a method for manufacture | |
| JP2003188386A (ja) | 半導体装置およびその製造方法 | |
| TW202439405A (zh) | 功率金屬氧化物半導體場效電晶體及其製造方法 | |
| KR100986631B1 (ko) | 실리콘 온 인슐레이터 상의 극초대집적회로 반도체 소자및 그 제조방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: ADVANCED MICRO DEVICES INC Free format text: FORMER OWNER: ADVANCED MICRO DEVICES INC. Effective date: 20100709 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: CALIFORNIA, USA TO: GRAND CAYMAN ISLAND RITISH CAYMAN ISLANDS |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20100709 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES Inc. Address before: California, USA Patentee before: ADVANCED MICRO DEVICES, Inc. |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20080716 |