BR112019023179A2 - método de processamento de informação e aparelho de comunicações - Google Patents
método de processamento de informação e aparelho de comunicações Download PDFInfo
- Publication number
- BR112019023179A2 BR112019023179A2 BR112019023179A BR112019023179A BR112019023179A2 BR 112019023179 A2 BR112019023179 A2 BR 112019023179A2 BR 112019023179 A BR112019023179 A BR 112019023179A BR 112019023179 A BR112019023179 A BR 112019023179A BR 112019023179 A2 BR112019023179 A2 BR 112019023179A2
- Authority
- BR
- Brazil
- Prior art keywords
- submatrix
- rows
- columns
- equal
- matrix
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
- H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/033—Theoretical methods to calculate these checking codes
- H03M13/036—Heuristic code construction methods, i.e. code construction or code search based on using trial-and-error
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/615—Use of computational or mathematical techniques
- H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/618—Shortening and extension of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
- H03M13/6368—Error control coding in combination with rate matching by puncturing using rate compatible puncturing or complementary puncturing
- H03M13/6393—Rate compatible low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6502—Reduction of hardware complexity or efficient processing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
- H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/0078—Avoidance of errors by organising the transmitted data in a format specifically designed to deal with errors, e.g. location
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Algebra (AREA)
- Computing Systems (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
a presente invenção refere-se a um método de codificação, um aparelho, um dispositivo de comunicações, e um sistema de comunicações. o método compreende: codificar uma sequência de bits de entrada pela utilização de uma matriz de baixa densidade e verificação de paridade, ldpc, onde um gráfico de base da matriz ldpc é representado como uma matriz de m fileiras e n colunas, m sendo um inteiro maior que ou igual a 5, e n sendo um inteiro maior que ou igual a 27; o gráfico de base compreende pelo menos uma submatriz a e uma submatriz b; a submatriz a é uma matriz de cinco fileiras e vinte e duas colunas; e a submatriz b é uma matriz de cinco fileiras e cinco colunas, e a submatriz b compreende uma coluna cujo peso é igual a 3, e uma submatriz b' com uma estrutura bidiagonal. de acordo com o método de codificação, o aparelho, o dispositivo de comunicações e o sistema de comunicações desse pedido suporta as exigências de codificação de sequências de bits de informação dentre uma pluralidade de comprimentos.
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710314217 | 2017-05-05 | ||
CN201710381396.2A CN108809328B (zh) | 2017-05-05 | 2017-05-25 | 信息处理的方法、通信装置 |
PCT/CN2017/086227 WO2018201540A1 (zh) | 2017-05-05 | 2017-05-26 | 信息处理的方法、通信装置 |
PCT/CN2017/087073 WO2018201547A1 (zh) | 2017-05-05 | 2017-06-02 | 信息处理的方法、通信装置 |
PCT/CN2017/087830 WO2018201553A1 (zh) | 2017-05-05 | 2017-06-09 | 信息处理的方法、通信装置 |
PCT/CN2017/087943 WO2018201554A1 (zh) | 2017-05-05 | 2017-06-12 | 信息处理的方法、通信装置 |
PCT/CN2017/090417 WO2018201597A1 (zh) | 2017-05-05 | 2017-06-27 | 信息处理的方法、通信装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
BR112019023179A2 true BR112019023179A2 (pt) | 2020-05-19 |
Family
ID=64094520
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112019023243A BR112019023243A2 (pt) | 2017-05-05 | 2017-05-26 | método de processamento de informação, aparelho de comunicações, dispositivo de comunicação, terminal, estação base, sistema de comunicações, meio de armazenamento legível por computador e produto de programa de computador |
BR112019023179A BR112019023179A2 (pt) | 2017-05-05 | 2017-06-27 | método de processamento de informação e aparelho de comunicações |
BR112019018329A BR112019018329B8 (pt) | 2017-05-05 | 2017-07-13 | Método para processamento de informação e aparelho em um dispositivo de comunicações |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112019023243A BR112019023243A2 (pt) | 2017-05-05 | 2017-05-26 | método de processamento de informação, aparelho de comunicações, dispositivo de comunicação, terminal, estação base, sistema de comunicações, meio de armazenamento legível por computador e produto de programa de computador |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112019018329A BR112019018329B8 (pt) | 2017-05-05 | 2017-07-13 | Método para processamento de informação e aparelho em um dispositivo de comunicações |
Country Status (13)
Country | Link |
---|---|
US (5) | US10432219B2 (pt) |
EP (1) | EP3540948A4 (pt) |
JP (2) | JP7171590B2 (pt) |
KR (1) | KR102205936B1 (pt) |
CN (4) | CN110535474B (pt) |
AU (1) | AU2017413002B2 (pt) |
BR (3) | BR112019023243A2 (pt) |
CA (1) | CA3051761C (pt) |
DE (1) | DE202017007614U1 (pt) |
MX (1) | MX2019010697A (pt) |
MY (1) | MY195263A (pt) |
RU (1) | RU2740151C1 (pt) |
ZA (1) | ZA201905493B (pt) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10784901B2 (en) | 2015-11-12 | 2020-09-22 | Qualcomm Incorporated | Puncturing for structured low density parity check (LDPC) codes |
US10291354B2 (en) | 2016-06-14 | 2019-05-14 | Qualcomm Incorporated | High performance, flexible, and compact low-density parity-check (LDPC) code |
US10340949B2 (en) * | 2017-02-06 | 2019-07-02 | Qualcomm Incorporated | Multiple low density parity check (LDPC) base graph design |
US10312939B2 (en) | 2017-06-10 | 2019-06-04 | Qualcomm Incorporated | Communication techniques involving pairwise orthogonality of adjacent rows in LPDC code |
WO2018227681A1 (zh) | 2017-06-15 | 2018-12-20 | 华为技术有限公司 | 信息处理的方法和通信装置 |
CN109150197B (zh) | 2017-06-27 | 2024-05-14 | 华为技术有限公司 | 信息处理的方法、装置和通信设备 |
CN109150196B (zh) | 2017-06-27 | 2024-06-18 | 华为技术有限公司 | 信息处理的方法、装置和通信设备 |
JP7114689B2 (ja) * | 2017-08-24 | 2022-08-08 | テレフオンアクチーボラゲット エルエム エリクソン(パブル) | 3gppニューラジオのベースグラフ選択 |
CN111327330B (zh) * | 2018-12-14 | 2022-04-08 | 深圳市中兴微电子技术有限公司 | 一种信息处理方法、设备及计算机存储介质 |
CN112751571A (zh) | 2019-10-30 | 2021-05-04 | 华为技术有限公司 | 一种ldpc的编码方法及装置 |
CN114696840A (zh) * | 2020-12-31 | 2022-07-01 | 华为技术有限公司 | 一种编码方法及装置 |
CN112787762B (zh) * | 2021-04-12 | 2021-07-23 | 南京创芯慧联技术有限公司 | 信道编码后数据的速率匹配方法及其速率匹配装置 |
CN115499017B (zh) * | 2022-11-14 | 2023-03-24 | 北京得瑞领新科技有限公司 | 闪存编解码方法及装置、介质、固态硬盘 |
CN116192338B (zh) * | 2023-04-25 | 2023-07-14 | 中国人民解放军国防科技大学 | 一种ldpc码的快速盲识别方法 |
Family Cites Families (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3808769B2 (ja) | 2001-12-27 | 2006-08-16 | 三菱電機株式会社 | Ldpc符号用検査行列生成方法 |
KR100674523B1 (ko) * | 2002-07-03 | 2007-01-26 | 휴우즈 일렉트로닉스 코오포레이션 | 저밀도 패리티 검사(ldpc) 디코더의 라우팅을 위한방법 및 시스템 |
KR100996029B1 (ko) | 2003-04-29 | 2010-11-22 | 삼성전자주식회사 | 저밀도 패리티 검사 코드의 부호화 장치 및 방법 |
KR100809619B1 (ko) | 2003-08-26 | 2008-03-05 | 삼성전자주식회사 | 이동 통신 시스템에서 블록 저밀도 패러티 검사 부호부호화/복호 장치 및 방법 |
KR20050118056A (ko) | 2004-05-12 | 2005-12-15 | 삼성전자주식회사 | 다양한 부호율을 갖는 Block LDPC 부호를 이용한이동 통신 시스템에서의 채널부호화 복호화 방법 및 장치 |
US7526717B2 (en) | 2004-06-16 | 2009-04-28 | Samsung Electronics Co., Ltd. | Apparatus and method for coding and decoding semi-systematic block low density parity check codes |
US20050283707A1 (en) * | 2004-06-22 | 2005-12-22 | Eran Sharon | LDPC decoder for decoding a low-density parity check (LDPC) codewords |
US7581157B2 (en) * | 2004-06-24 | 2009-08-25 | Lg Electronics Inc. | Method and apparatus of encoding and decoding data using low density parity check code in a wireless communication system |
JP4545793B2 (ja) | 2004-08-10 | 2010-09-15 | サムスン エレクトロニクス カンパニー リミテッド | ブロック低密度パリティ検査符号を符号化/復号化する装置及び方法 |
US7188297B2 (en) | 2004-08-12 | 2007-03-06 | Motorola, Inc. | Method and apparatus for encoding and decoding data |
JP4820368B2 (ja) | 2004-09-17 | 2011-11-24 | エルジー エレクトロニクス インコーポレイティド | Ldpcコードを用いた符号化及び復号化方法 |
US7752521B2 (en) * | 2004-10-12 | 2010-07-06 | Nortel Networks Limited | Low density parity check (LDPC) code |
US7343548B2 (en) | 2004-12-15 | 2008-03-11 | Motorola, Inc. | Method and apparatus for encoding and decoding data |
CN1805291B (zh) * | 2005-01-10 | 2010-04-28 | 华为技术有限公司 | 一种低密度奇偶校验码并行编码方法及编码装置 |
KR100703483B1 (ko) | 2005-03-04 | 2007-04-03 | 삼성전자주식회사 | 저밀도 패러티 검사 부호의 천공 방법 |
CN100505555C (zh) | 2005-09-30 | 2009-06-24 | 电子科技大学 | 一种无线通信系统中非正则低密度奇偶校验码的生成方法 |
CN101162907B (zh) * | 2006-10-10 | 2010-11-03 | 华为技术有限公司 | 一种利用低密度奇偶校验码实现编码的方法及装置 |
WO2008092040A2 (en) * | 2007-01-24 | 2008-07-31 | Qualcomm Incorporated | Ldpc encoding and decoding of packets of variable sizes |
KR101455978B1 (ko) * | 2007-03-27 | 2014-11-04 | 엘지전자 주식회사 | Ldpc 부호를 이용한 부호화 방법 |
CN101378304A (zh) | 2007-08-28 | 2009-03-04 | 华为技术有限公司 | 基于低密度校验码的重传传输方法及传输设备 |
CN101159435B (zh) * | 2007-11-14 | 2010-06-16 | 中国人民解放军理工大学 | 基于移位矩阵分级扩展的低密度校验码校验矩阵构造方法 |
TWI410055B (zh) * | 2007-11-26 | 2013-09-21 | Sony Corp | Data processing device, data processing method and program product for performing data processing method on computer |
CN101459430B (zh) * | 2007-12-14 | 2010-12-08 | 中兴通讯股份有限公司 | 低密度生成矩阵码的编码方法及装置 |
CN102651652B (zh) | 2008-05-04 | 2015-07-29 | 华为技术有限公司 | 生成码率兼容ldpc码及harq方案的方法及装置 |
CN101662290B (zh) * | 2008-08-26 | 2013-08-28 | 华为技术有限公司 | 生成准循环ldpc码及编码的方法与装置 |
GB2471513B (en) * | 2009-07-02 | 2013-09-25 | Samsung Electronics Uk Ltd | Encoding/decoding apparatus and method |
JP5371623B2 (ja) | 2009-08-13 | 2013-12-18 | 三菱電機株式会社 | 通信システム及び受信装置 |
US8495450B2 (en) * | 2009-08-24 | 2013-07-23 | Samsung Electronics Co., Ltd. | System and method for structured LDPC code family with fixed code length and no puncturing |
WO2011034359A2 (en) * | 2009-09-16 | 2011-03-24 | Samsung Electronics Co,. Ltd. | System and method for structured ldpc code family |
US8196012B2 (en) | 2009-10-05 | 2012-06-05 | The Hong Kong Polytechnic University | Method and system for encoding and decoding low-density-parity-check (LDPC) codes |
US9634693B2 (en) * | 2010-08-12 | 2017-04-25 | Samsung Electronics Co., Ltd | Apparatus and method for decoding LDPC codes in a communications system |
EP2477335B1 (en) | 2011-01-18 | 2019-05-29 | Samsung Electronics Co., Ltd. | Apparatus and method for transmitting and reveiving data in communication/broadcasting system |
US9100052B2 (en) * | 2013-02-01 | 2015-08-04 | Samsung Electronics Co., Ltd. | QC-LDPC convolutional codes enabling low power trellis-based decoders |
US20140229788A1 (en) | 2013-02-13 | 2014-08-14 | Qualcomm Incorporated | Ldpc design for high rate, high parallelism, and low error floor |
KR102104937B1 (ko) * | 2013-06-14 | 2020-04-27 | 삼성전자주식회사 | Ldpc 부호의 부호화 장치, 그의 부호화 방법, 복호화 장치 및 그의 복호화 방법 |
US9559722B1 (en) * | 2013-10-21 | 2017-01-31 | Marvell International Ltd. | Network devices and methods of generating low-density parity-check codes and performing corresponding encoding of data |
CN103731160B (zh) * | 2014-01-09 | 2016-08-17 | 西安电子科技大学 | 分组空间耦合低密度奇偶校验编码方法 |
KR101800409B1 (ko) | 2014-02-19 | 2017-11-23 | 삼성전자주식회사 | 송신 장치 및 그의 인터리빙 방법 |
CN104168030B (zh) | 2014-07-14 | 2017-11-14 | 北京邮电大学 | 一种基于本原域循环群两个生成元的ldpc码构造方法 |
US9692451B2 (en) * | 2014-09-30 | 2017-06-27 | Avago Technologies General Ip (Singapore) Pte. Ltd | Non-binary low density parity check (NB-LDPC) codes for communication systems |
CN104485970B (zh) * | 2014-10-27 | 2017-07-28 | 清华大学 | 单码率、多码率qc‑ldpc码的模板矩阵的构造方法 |
CN104333390B (zh) * | 2014-11-26 | 2019-08-06 | 西安烽火电子科技有限责任公司 | 一种ldpc码的校验矩阵的构造方法与编码方法 |
US20160173132A1 (en) * | 2014-12-10 | 2016-06-16 | Alcatel-Lucent Usa Inc. | Construction of Structured LDPC Convolutional Codes |
US10291354B2 (en) * | 2016-06-14 | 2019-05-14 | Qualcomm Incorporated | High performance, flexible, and compact low-density parity-check (LDPC) code |
WO2018084735A1 (en) | 2016-11-03 | 2018-05-11 | Huawei Technologies Co., Ltd. | Efficiently decodable qc-ldpc code |
CN108173621B (zh) | 2016-12-07 | 2022-06-14 | 华为技术有限公司 | 数据传输的方法、发送设备、接收设备和通信系统 |
WO2018173162A1 (ja) * | 2017-03-22 | 2018-09-27 | 株式会社Nttドコモ | ユーザ端末及び無線通信方法 |
US10608665B2 (en) * | 2017-03-24 | 2020-03-31 | Mediatek Inc. | Method and apparatus for error correction coding in communication |
US10659079B2 (en) * | 2017-05-05 | 2020-05-19 | Mediatek Inc. | QC-LDPC codes |
-
2017
- 2017-05-25 CN CN201910750697.7A patent/CN110535474B/zh active Active
- 2017-05-25 CN CN201810759037.0A patent/CN109120276B/zh active Active
- 2017-05-25 CN CN201710381396.2A patent/CN108809328B/zh active Active
- 2017-05-26 BR BR112019023243A patent/BR112019023243A2/pt unknown
- 2017-06-27 BR BR112019023179A patent/BR112019023179A2/pt unknown
- 2017-07-13 MX MX2019010697A patent/MX2019010697A/es unknown
- 2017-07-13 BR BR112019018329A patent/BR112019018329B8/pt active IP Right Grant
- 2017-07-13 AU AU2017413002A patent/AU2017413002B2/en active Active
- 2017-07-13 RU RU2019128364A patent/RU2740151C1/ru active
- 2017-07-13 EP EP17908540.2A patent/EP3540948A4/en not_active Ceased
- 2017-07-13 CN CN201780090448.9A patent/CN110999091B/zh active Active
- 2017-07-13 CA CA3051761A patent/CA3051761C/en active Active
- 2017-07-13 MY MYPI2019004703A patent/MY195263A/en unknown
- 2017-07-13 DE DE202017007614.4U patent/DE202017007614U1/de active Active
- 2017-07-13 JP JP2019546359A patent/JP7171590B2/ja active Active
- 2017-07-13 KR KR1020197023750A patent/KR102205936B1/ko active IP Right Grant
-
2018
- 2018-11-29 US US16/205,186 patent/US10432219B2/en active Active
-
2019
- 2019-08-20 ZA ZA2019/05493A patent/ZA201905493B/en unknown
- 2019-09-26 US US16/584,911 patent/US10924134B2/en active Active
-
2021
- 2021-01-28 US US17/161,539 patent/US11374591B2/en active Active
-
2022
- 2022-05-11 US US17/742,183 patent/US11777521B2/en active Active
- 2022-11-01 JP JP2022175642A patent/JP2023014085A/ja active Pending
-
2023
- 2023-08-11 US US18/448,782 patent/US20240048155A1/en active Pending
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112019023179A2 (pt) | método de processamento de informação e aparelho de comunicações | |
MX2019010132A (es) | Metodo y aparato para codificacion y decodificacion de comprobacion de paridad de baja densidad. | |
BR112019027688A8 (pt) | método de codificação, método de decodificação, aparelho, aparelho de comunicação, terminal, estação de base, sistema de comunicação, mídia de armazenamento legível por computador, e produto de programa de computador | |
CY1124200T1 (el) | Μεθοδος και διαταξη για εγκωδικευση και αποκωδικευση καναλιου σε συστημα επικοινωνιας που χρησιμοποιει κωδικες εξελεγχου ισοτιμιας χαμηλης πυκνοτητας | |
BR112016027099A2 (pt) | aparelho de transmissão | |
NZ585421A (en) | An apparatus for encoding using a low-density parity check code | |
EA201070627A1 (ru) | Устройство обработки данных и способ обработки данных | |
MY171996A (en) | Method and apparatus for channel encoding and decoding in a communication system using low-density parity-check codes | |
WO2016140516A3 (en) | Transmitter and parity permutation method thereof | |
MX2017010998A (es) | Aparato de intercalado de paridad para codificar la informacion de señalizacion de longitud variable y metodo de intercalado de paridad que lo utiliza. | |
MX2019014454A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2019010686A (es) | Transmisor y metodo de acortamiento del mismo. | |
MX2020004656A (es) | Transmisor y metodo de acortamiento del mismo. | |
MX2019014457A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2019015600A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX2019013223A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
MX2019015685A (es) | Aparato de relleno con ceros para codificar la informacion de se?alizacion de longitud fija y metodo de relleno con ceros que lo utiliza. | |
BR112016007458A2 (pt) | dispositivo de criação de gráfico esparso que cria um gráfico esparso utilizado para um código de gráfico esparso, e, método de criação de gráfico esparso que cria um gráfico esparso utilizado para um código de gráfico esparso | |
BR112022008049A2 (pt) | Método e aparelho de codificação de ldpc | |
MX2017010995A (es) | Aparato de intercalado de paridad para codificar informacion de señalizacion con longitud fija, y metodo de intercalado de paridad que utiliza el mismo. | |
MX367265B (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX2020004875A (es) | Aparato de intercalado de paridad para codificar informacion de se?alizacion con longitud fija, y metodo de intercalado de paridad que utiliza el mismo. | |
BR112017003967A2 (pt) | aparelho de processamento de dados e o método de processamento de dados | |
MX2016003228A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
EP4250571A3 (en) | Information processing method and communication apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B350 | Update of information on the portal [chapter 15.35 patent gazette] | ||
B06W | Patent application suspended after preliminary examination (for patents with searches from other patent authorities) chapter 6.23 patent gazette] |