MX2020004656A - Transmisor y metodo de acortamiento del mismo. - Google Patents
Transmisor y metodo de acortamiento del mismo.Info
- Publication number
- MX2020004656A MX2020004656A MX2020004656A MX2020004656A MX2020004656A MX 2020004656 A MX2020004656 A MX 2020004656A MX 2020004656 A MX2020004656 A MX 2020004656A MX 2020004656 A MX2020004656 A MX 2020004656A MX 2020004656 A MX2020004656 A MX 2020004656A
- Authority
- MX
- Mexico
- Prior art keywords
- bits
- bit groups
- ldpc
- encoded
- transmitter
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/155—Shortening or extension of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
- H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/253—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with concatenated codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/618—Shortening and extension of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6356—Error control coding in combination with rate matching by repetition or insertion of dummy data, i.e. rate reduction
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
- H03M13/6368—Error control coding in combination with rate matching by puncturing using rate compatible puncturing or complementary puncturing
- H03M13/6393—Rate compatible low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Algebra (AREA)
- General Physics & Mathematics (AREA)
- Pure & Applied Mathematics (AREA)
- Multimedia (AREA)
- Error Detection And Correction (AREA)
Abstract
Se proporciona un transmisor. El transmisor incluye: un codificador exterior configurado para codificar bits de entrada para generar bits codificados exteriores incluyendo los bits de entrada y los bits de paridad; un rellenador de ceros configurado para generar una pluralidad de grupos de bits, cada uno de los cuales es formado de un mismo número de bits, determinar si un número de los bits codificados exteriores satisface un número predeterminado de bits requeridos de acuerdo con al menos uno de una tasa de código y una longitud de código para codificación de Comprobación de Paridad de Baja Densidad (LDPC), rellena bits cero para algunos de los bits en los grupos de bits en caso que el número de los bits codificados exteriores sea menor que el número predeterminado de bits, y mapea los bits codificados exteriores a los bits remanentes en los grupos de bits, con base en un patrón de acortamiento predeterminado, de esta forma para constituir bits de información LDPC; y un codificador LDPC configurado para codificar los bits de información LDPC, en donde algunos de los bits, en los cuales son rellenados los bits cero, son incluidos en algunos de los grupos de bits que no están colocados en secuencia en los bits de información LDPC.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201562127023P | 2015-03-02 | 2015-03-02 | |
| KR1020150137183A KR102325951B1 (ko) | 2015-03-02 | 2015-09-27 | 송신 장치 및 그의 쇼트닝 방법 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| MX2020004656A true MX2020004656A (es) | 2020-07-28 |
Family
ID=56950309
Family Applications (3)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| MX2017011147A MX373038B (es) | 2015-03-02 | 2016-03-02 | Transmisor y metodo de acortamiento del mismo. |
| MX2020004656A MX2020004656A (es) | 2015-03-02 | 2017-08-30 | Transmisor y metodo de acortamiento del mismo. |
| MX2020004657A MX2020004657A (es) | 2015-03-02 | 2017-08-30 | Transmisor y metodo de acortamiento del mismo. |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| MX2017011147A MX373038B (es) | 2015-03-02 | 2016-03-02 | Transmisor y metodo de acortamiento del mismo. |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| MX2020004657A MX2020004657A (es) | 2015-03-02 | 2017-08-30 | Transmisor y metodo de acortamiento del mismo. |
Country Status (6)
| Country | Link |
|---|---|
| US (3) | US11223445B2 (es) |
| KR (3) | KR102325951B1 (es) |
| CN (3) | CN112187288B (es) |
| AU (2) | AU2016226715C1 (es) |
| CA (3) | CA2977214C (es) |
| MX (3) | MX373038B (es) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102325951B1 (ko) * | 2015-03-02 | 2021-11-12 | 삼성전자주식회사 | 송신 장치 및 그의 쇼트닝 방법 |
| JP6885028B2 (ja) * | 2016-11-18 | 2021-06-09 | ソニーグループ株式会社 | 送信装置、及び、送信方法 |
| JP6885027B2 (ja) * | 2016-11-18 | 2021-06-09 | ソニーグループ株式会社 | 送信装置、及び、送信方法 |
| CN110324110B (zh) * | 2018-03-30 | 2020-10-27 | 华为技术有限公司 | 一种通信方法、通信设备及存储介质 |
| US11637654B2 (en) * | 2019-08-21 | 2023-04-25 | Snap Inc. | OFDM packing and LDPC framing for constellation shaping in NG WLANs |
| CN114499758B (zh) * | 2022-01-10 | 2023-10-13 | 哲库科技(北京)有限公司 | 信道编码方法、装置、设备和计算机可读存储介质 |
Family Cites Families (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2004006442A1 (en) * | 2002-07-03 | 2004-01-15 | Hughes Electronics Corporation | Encoding of low-density parity check (ldpc) codes using a structured parity check matrix |
| US6903665B2 (en) * | 2002-10-30 | 2005-06-07 | Spacebridge Semiconductor Corporation | Method and apparatus for error control coding in communication systems using an outer interleaver |
| CA2470546C (en) * | 2003-06-13 | 2010-08-17 | The Directv Group, Inc. | Method and apparatus for providing carrier synchronization in digital broadcast and interactive systems |
| KR100659266B1 (ko) * | 2004-04-22 | 2006-12-20 | 삼성전자주식회사 | 다양한 코드율을 지원하는 저밀도 패러티 검사 코드에 의한데이터 송수신 시스템, 장치 및 방법 |
| CN101945080B (zh) | 2005-01-11 | 2012-11-14 | 高通股份有限公司 | 用于在一分层调制系统中解码数据的方法和装置 |
| KR100724891B1 (ko) * | 2005-09-16 | 2007-06-04 | 삼성전자주식회사 | 디지털 비디오 방송 시스템에서 섹션 검출 및 신뢰성 정보획득을 위한 다중 순환잉여검증 장치 및 방법 |
| KR100943623B1 (ko) * | 2005-09-30 | 2010-02-24 | 삼성전자주식회사 | 저밀도 패러티 검사 부호의 천공기법 |
| CN100502380C (zh) | 2006-10-20 | 2009-06-17 | 北京泰美世纪科技有限公司 | 多载波数字移动多媒体广播系统及其数字信息传输方法 |
| CN101217337B (zh) * | 2007-01-01 | 2013-01-23 | 中兴通讯股份有限公司 | 一种支持递增冗余混合自动重传的低密度奇偶校验码编码装置和方法 |
| EP2232859A4 (en) | 2007-12-12 | 2011-04-20 | Lg Electronics Inc | DEVICE FOR SENDING AND RECEIVING A SIGNAL AND METHOD FOR TRANSMITTING AND RECEIVING A SIGNAL |
| CN102100046B (zh) | 2008-10-21 | 2013-11-13 | Lg电子株式会社 | 用于发送和接收信号的装置以及用于发送和接收信号的方法 |
| WO2010055980A1 (en) | 2008-11-12 | 2010-05-20 | Lg Electronics Inc. | Apparatus for transmitting and receiving a signal and method of transmitting and receiving a signal |
| TWI427936B (zh) * | 2009-05-29 | 2014-02-21 | Sony Corp | 接收設備,接收方法,程式,及接收系統 |
| KR101134449B1 (ko) * | 2010-07-16 | 2012-06-04 | 주식회사 오비고 | 모바일 환경에서 복잡한 구조의 계층을 가지는 컨텐츠의 페이지 이동을 지원하기 위한 방법, 단말 장치 및 컴퓨터 판독 가능한 기록 매체 |
| JP5648440B2 (ja) | 2010-11-22 | 2015-01-07 | ソニー株式会社 | データ処理装置、及び、データ処理方法 |
| JP5601182B2 (ja) * | 2010-12-07 | 2014-10-08 | ソニー株式会社 | データ処理装置、及びデータ処理方法 |
| KR101611169B1 (ko) * | 2011-01-18 | 2016-04-11 | 삼성전자주식회사 | 통신/방송 시스템에서 데이터 송수신 장치 및 방법 |
| WO2012099398A2 (en) | 2011-01-18 | 2012-07-26 | Samsung Electronics Co., Ltd. | Apparatus and method for transmittng and receiving data in communication/broadcasting system |
| KR101791477B1 (ko) * | 2011-10-10 | 2017-10-30 | 삼성전자주식회사 | 통신/방송 시스템에서 데이터 송수신 장치 및 방법 |
| US8873672B2 (en) * | 2012-03-21 | 2014-10-28 | Broadcom Corporation | Concatenated coding scheme for burst noise and AWGN for multi-channel applications |
| US9634795B2 (en) * | 2013-03-04 | 2017-04-25 | Intel Corporation | Configurable constellation mapping to control spectral efficiency versus signal-to-noise ratio |
| CN103402087A (zh) * | 2013-07-23 | 2013-11-20 | 北京大学 | 一种基于可分级位流的视频编解码方法 |
| GB2523363B (en) * | 2014-02-21 | 2017-06-28 | Samsung Electronics Co Ltd | Bit interleaver and bit de-interleaver |
| KR101867829B1 (ko) * | 2014-03-10 | 2018-07-19 | 엘지전자 주식회사 | 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법 및 방송 신호 수신 방법 |
| WO2016140509A1 (en) * | 2015-03-02 | 2016-09-09 | Samsung Electronics Co., Ltd. | Transmitter and shortening method thereof |
| KR102325951B1 (ko) * | 2015-03-02 | 2021-11-12 | 삼성전자주식회사 | 송신 장치 및 그의 쇼트닝 방법 |
-
2015
- 2015-09-27 KR KR1020150137183A patent/KR102325951B1/ko active Active
-
2016
- 2016-03-02 CN CN202011118069.6A patent/CN112187288B/zh active Active
- 2016-03-02 CA CA2977214A patent/CA2977214C/en active Active
- 2016-03-02 AU AU2016226715A patent/AU2016226715C1/en not_active Ceased
- 2016-03-02 CN CN202011119524.4A patent/CN112202455B/zh active Active
- 2016-03-02 CN CN201680013340.5A patent/CN107408952B/zh active Active
- 2016-03-02 MX MX2017011147A patent/MX373038B/es active IP Right Grant
- 2016-03-02 CA CA3074770A patent/CA3074770C/en active Active
- 2016-03-02 CA CA3148160A patent/CA3148160C/en active Active
-
2017
- 2017-08-30 MX MX2020004656A patent/MX2020004656A/es unknown
- 2017-08-30 MX MX2020004657A patent/MX2020004657A/es unknown
-
2019
- 2019-07-05 US US16/504,103 patent/US11223445B2/en active Active
-
2020
- 2020-08-20 AU AU2020220159A patent/AU2020220159B2/en not_active Ceased
-
2021
- 2021-11-08 KR KR1020210152478A patent/KR102466517B1/ko active Active
- 2021-12-03 US US17/541,430 patent/US11705985B2/en active Active
-
2022
- 2022-11-08 KR KR1020220148094A patent/KR102626855B1/ko active Active
-
2023
- 2023-05-24 US US18/201,430 patent/US12328187B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| KR20160106472A (ko) | 2016-09-12 |
| CN112202455A (zh) | 2021-01-08 |
| KR102325951B1 (ko) | 2021-11-12 |
| CA3074770C (en) | 2022-04-05 |
| KR102466517B1 (ko) | 2022-11-11 |
| AU2016226715C1 (en) | 2020-12-17 |
| US20190334653A1 (en) | 2019-10-31 |
| CN107408952A (zh) | 2017-11-28 |
| MX373038B (es) | 2020-05-27 |
| US11223445B2 (en) | 2022-01-11 |
| US20230299876A1 (en) | 2023-09-21 |
| CN112187288A (zh) | 2021-01-05 |
| CA2977214C (en) | 2020-04-28 |
| KR20220155953A (ko) | 2022-11-24 |
| US12328187B2 (en) | 2025-06-10 |
| CA3148160A1 (en) | 2016-09-09 |
| CN107408952B (zh) | 2020-11-06 |
| CA3148160C (en) | 2026-01-13 |
| MX2017011147A (es) | 2017-11-28 |
| CA2977214A1 (en) | 2016-09-09 |
| AU2020220159A1 (en) | 2020-09-10 |
| MX2020004657A (es) | 2020-07-28 |
| CN112187288B (zh) | 2023-09-01 |
| CN112202455B (zh) | 2023-09-26 |
| AU2016226715A1 (en) | 2017-08-10 |
| KR20210135973A (ko) | 2021-11-16 |
| US11705985B2 (en) | 2023-07-18 |
| US20220094469A1 (en) | 2022-03-24 |
| CA3074770A1 (en) | 2016-09-09 |
| AU2016226715B2 (en) | 2020-05-21 |
| AU2020220159B2 (en) | 2021-07-22 |
| KR102626855B1 (ko) | 2024-01-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| MX2020004656A (es) | Transmisor y metodo de acortamiento del mismo. | |
| MX2017011150A (es) | Transmisor y metodo de acortamiento del mismo. | |
| MY182481A (en) | Transmitter and shortening method thereof | |
| MX2019014454A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
| MX2019014466A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
| MX384170B (es) | Dispositivo de procesamiento de datos y método de procesamiento de datos. | |
| MX389047B (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2020004654A (es) | Transmisor y metodo de segmentacion del mismo. | |
| MX371227B (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
| PH12019502212A1 (en) | Method for performing encoding on basis of parity check matrix of low density parity check (ldpc) code in wireless communication system and terminal using same | |
| MX392428B (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX391728B (es) | Transmisor y metodo de permutacion de paridad del mismo | |
| MX2019015600A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
| MX2015009838A (es) | Dispositivo para el procesamiento de datos y metodo para el procesamiento de datos. | |
| MX2015009839A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. | |
| MX2019015682A (es) | Aparato de relleno con ceros para codificar la informacion de se?alizacion de longitud variable y metodo de relleno con ceros que lo utiliza. | |
| MX394365B (es) | Transmisor y método de acortamiento del mismo. | |
| MX2019015685A (es) | Aparato de relleno con ceros para codificar la informacion de se?alizacion de longitud fija y metodo de relleno con ceros que lo utiliza. | |
| ATE541362T1 (de) | Verkürzen und punktieren von low-density-parity- check (ldpc) codes für die kanalcodierung/- decodierung | |
| MX2017011146A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
| MX367837B (es) | Transmisor y método de acortamiento del mismo. | |
| GR1008350B (el) | Σχεδιαση κωδικων ldpc και συσκευη κωδικοποιησης για την εφαρμογη τους |