MX391728B - Transmisor y metodo de permutacion de paridad del mismo - Google Patents

Transmisor y metodo de permutacion de paridad del mismo

Info

Publication number
MX391728B
MX391728B MX2019009589A MX2019009589A MX391728B MX 391728 B MX391728 B MX 391728B MX 2019009589 A MX2019009589 A MX 2019009589A MX 2019009589 A MX2019009589 A MX 2019009589A MX 391728 B MX391728 B MX 391728B
Authority
MX
Mexico
Prior art keywords
parity
bit groups
group
wise
transmitter
Prior art date
Application number
MX2019009589A
Other languages
English (en)
Other versions
MX2019009589A (es
Inventor
Hong-Sil Jeong
Kyung-Joong Kim
Se-Ho Myung
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020150137182A external-priority patent/KR102426419B1/ko
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of MX2019009589A publication Critical patent/MX2019009589A/es
Publication of MX391728B publication Critical patent/MX391728B/es

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/611—Specific encoding aspects, e.g. encoding by means of decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6356—Error control coding in combination with rate matching by repetition or insertion of dummy data, i.e. rate reduction
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6362—Error control coding in combination with rate matching by puncturing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/635—Error control coding in combination with rate matching
    • H03M13/6362—Error control coding in combination with rate matching by puncturing
    • H03M13/6368—Error control coding in combination with rate matching by puncturing using rate compatible puncturing or complementary puncturing
    • H03M13/6393—Rate compatible low-density parity check [LDPC] codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0067—Rate matching
    • H04L1/0068—Rate matching by puncturing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H04L27/36—Modulator circuits; Transmitter circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

Se proporciona un transmisor. El transmisor incluye: Un codificador de Comprobación de Paridad de Baja Densidad (LDPC) configurado para codificar bits de entrada para generar bits de paridad; un permutador de paridad configurado para ejecutar permutación de paridad mediante la intercalación de los bits de paridad y la intercalación a nivel de grupo de una pluralidad de grupos de bits incluyendo los bits de paridad intercalados; y una perforadora configurada para perforar algunos de los bits de paridad en los grupos de bits intercalados a nivel de grupo, en donde el permutador de paridad intercala a nivel de grupo los grupos de bits de manera que algunos de los grupos de bits son colocados en posiciones predeterminadas, respectivamente, y un remanente de los grupos de bits es colocado sin un orden dentro de los grupos de bits intercalados a nivel de grupo.
MX2019009589A 2015-03-02 2016-03-02 Transmisor y metodo de permutacion de paridad del mismo MX391728B (es)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201562127022P 2015-03-02 2015-03-02
KR1020150137182A KR102426419B1 (ko) 2015-03-02 2015-09-27 송신 장치 및 그의 패리티 퍼뮤테이션 방법
PCT/KR2016/002094 WO2016140516A2 (en) 2015-03-02 2016-03-02 Transmitter and parity permutation method thereof

Publications (2)

Publication Number Publication Date
MX2019009589A MX2019009589A (es) 2019-10-02
MX391728B true MX391728B (es) 2025-03-21

Family

ID=56848983

Family Applications (1)

Application Number Title Priority Date Filing Date
MX2019009589A MX391728B (es) 2015-03-02 2016-03-02 Transmisor y metodo de permutacion de paridad del mismo

Country Status (5)

Country Link
US (5) US10277250B2 (es)
KR (2) KR102554295B1 (es)
CA (1) CA3214526A1 (es)
MX (1) MX391728B (es)
WO (1) WO2016140516A2 (es)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106105068B (zh) * 2014-12-08 2019-03-12 Lg电子株式会社 广播信号发送装置、广播信号接收装置、广播信号发送方法以及广播信号接收方法
CN111865496B (zh) 2015-02-25 2023-06-20 三星电子株式会社 发送器及其产生附加奇偶校验的方法
KR101776273B1 (ko) * 2015-02-25 2017-09-07 삼성전자주식회사 송신 장치 및 그의 부가 패리티 생성 방법
KR102426380B1 (ko) 2015-02-25 2022-07-29 삼성전자주식회사 송신 장치 및 그의 부가 패리티 생성 방법
KR102426771B1 (ko) 2015-02-25 2022-07-29 삼성전자주식회사 송신 장치 및 그의 부가 패리티 생성 방법
CN112054807B (zh) 2015-02-25 2023-09-01 三星电子株式会社 发送方法和接收方法
WO2016137254A1 (ko) 2015-02-27 2016-09-01 한국전자통신연구원 가변 길이 시그널링 정보 부호화를 위한 패리티 인터리빙 장치 및 이를 이용한 패리티 인터리빙 방법
KR102453474B1 (ko) * 2015-02-27 2022-10-14 한국전자통신연구원 가변 길이 시그널링 정보 부호화를 위한 패리티 인터리빙 장치 및 이를 이용한 패리티 인터리빙 방법
US10554222B2 (en) * 2015-03-02 2020-02-04 Samsung Electronics Co., Ltd. Transmitter and parity permutation method thereof
WO2017100741A1 (en) * 2015-12-11 2017-06-15 Marvell World Trade Ltd. Signal field encoding in a high efficiency wireless local area network (wlan) data unit
JP6564964B2 (ja) * 2017-03-13 2019-08-21 ソニーセミコンダクタソリューションズ株式会社 送信装置及び送信方法、受信装置及び受信方法、並びに、プログラム
JP7077627B2 (ja) * 2018-01-18 2022-05-31 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7543197B2 (en) * 2004-12-22 2009-06-02 Qualcomm Incorporated Pruned bit-reversal interleaver
FR2893433B1 (fr) * 2005-11-16 2008-06-27 Commissariat Energie Atomique Procedes et dispositifs de demodulation souple dans un systeme ofdm-cdma.
WO2008117994A1 (en) * 2007-03-27 2008-10-02 Lg Electronics Inc. Method of encoding data using a low density parity check code
KR101503058B1 (ko) * 2008-02-26 2015-03-18 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서의 채널 부호화/복호화 방법 및 장치
KR20090094738A (ko) 2008-03-03 2009-09-08 삼성전자주식회사 무선 디지털 방송 시스템에서 시그널링 정보를 부호화하는 장치 및 방법
WO2010047111A1 (ja) * 2008-10-23 2010-04-29 パナソニック株式会社 無線送信装置、無線受信装置、及び符号化データ送信方法
WO2011062424A2 (en) 2009-11-18 2011-05-26 Samsung Electronics Co., Ltd. Method and apparatus for transmitting and receiving data in a communication system
KR20110055410A (ko) 2009-11-18 2011-05-25 삼성전자주식회사 통신 시스템에서 데이터 송수신 방법 및 장치
EP2536030A1 (en) * 2011-06-16 2012-12-19 Panasonic Corporation Bit permutation patterns for BICM with LDPC codes and QAM constellations
CN102394660B (zh) 2011-08-24 2017-06-13 中兴通讯股份有限公司 分组交织的准循环扩展并行编码ldpc码的编码方法和编码器
EP2790328A1 (en) * 2013-04-08 2014-10-15 Samsung Electronics Co., Ltd. Bit-interleaving for DVB-T2 LDPC codes
KR102104937B1 (ko) 2013-06-14 2020-04-27 삼성전자주식회사 Ldpc 부호의 부호화 장치, 그의 부호화 방법, 복호화 장치 및 그의 복호화 방법
KR20150005853A (ko) 2013-07-05 2015-01-15 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
KR20150005426A (ko) 2013-07-05 2015-01-14 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
WO2015023123A1 (en) * 2013-08-13 2015-02-19 Lg Electronics Inc. Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals
JP6204607B2 (ja) * 2013-11-25 2017-09-27 エルジー エレクトロニクス インコーポレイティド 放送信号送信装置、放送信号受信装置、放送信号送信方法及び放送信号受信方法
US10361720B2 (en) * 2014-05-22 2019-07-23 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 3/15 and 64-symbol mapping, and bit interleaving method using same
WO2016085084A1 (ko) * 2014-11-26 2016-06-02 엘지전자(주) 방송 신호 송수신 장치 및 방법
CN106105068B (zh) * 2014-12-08 2019-03-12 Lg电子株式会社 广播信号发送装置、广播信号接收装置、广播信号发送方法以及广播信号接收方法
KR102287619B1 (ko) * 2015-02-12 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 64-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법

Also Published As

Publication number Publication date
CA3214526A1 (en) 2016-09-09
KR102770682B1 (ko) 2025-02-24
MX2019009589A (es) 2019-10-02
US10277250B2 (en) 2019-04-30
US20230124403A1 (en) 2023-04-20
WO2016140516A3 (en) 2016-11-03
WO2016140516A2 (en) 2016-09-09
KR20230107767A (ko) 2023-07-18
US20210203357A1 (en) 2021-07-01
US20190222228A1 (en) 2019-07-18
US20160261279A1 (en) 2016-09-08
US10567000B2 (en) 2020-02-18
US20200136647A1 (en) 2020-04-30
KR20220110456A (ko) 2022-08-08
KR102554295B1 (ko) 2023-07-11
US11515892B2 (en) 2022-11-29
US12160251B2 (en) 2024-12-03
US10931309B2 (en) 2021-02-23

Similar Documents

Publication Publication Date Title
MX391728B (es) Transmisor y metodo de permutacion de paridad del mismo
MX2019015600A (es) Transmisor y metodo de permutacion de paridad del mismo.
MY195547A (en) Transmitter and Method for Generating Additional Parity Thereof
MX2020011644A (es) Transmisor y metodo de permutacion de paridad del mismo.
MX394364B (es) Transmisor y metodo para generar paridad adicional del mismo
MX361269B (es) Aparato de transmision y metodo de intercalacion del mismo.
MX2019014467A (es) Aparato de transmision y metodo de intercalacion del mismo.
MX2019014455A (es) Aparato de transmision y metodo de intercalacion del mismo.
MY201780A (en) Parallel bit interleaver
MX2017010906A (es) Transmisor y metodo para generar paridad adicional del mismo.
MX2019008372A (es) Aparato de transmision y metodo de intercalacion del mismo.
MX368002B (es) Transmisor y método para generar paridad adicional del mismo.
MX2019014456A (es) Aparato de transmision y metodo de intercalacion del mismo.
MX367263B (es) Transmisor y método para generar paridad adicional del mismo.
MX367265B (es) Transmisor y metodo de permutacion de paridad del mismo.
MY191567A (en) Transmitter and repetition method thereof
MX376908B (es) Transmisor y metodo de permutacion de paridad del mismo.
MX394361B (es) Transmisor y metodo para generar paridad adicional del mismo