MX2019014455A - Aparato de transmision y metodo de intercalacion del mismo. - Google Patents
Aparato de transmision y metodo de intercalacion del mismo.Info
- Publication number
- MX2019014455A MX2019014455A MX2019014455A MX2019014455A MX2019014455A MX 2019014455 A MX2019014455 A MX 2019014455A MX 2019014455 A MX2019014455 A MX 2019014455A MX 2019014455 A MX2019014455 A MX 2019014455A MX 2019014455 A MX2019014455 A MX 2019014455A
- Authority
- MX
- Mexico
- Prior art keywords
- ldpc codeword
- ldpc
- transmitting apparatus
- bits
- bit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
- H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/1177—Regular LDPC codes with parity-check matrices wherein all rows and columns have the same row weight and column weight, respectively
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/253—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with concatenated codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/615—Use of computational or mathematical techniques
- H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/02—Amplitude-modulated carrier systems, e.g. using on-off keying; Single sideband or vestigial sideband modulation
- H04L27/04—Modulator circuits; Transmitter circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/13—Linear codes
- H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
- H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
- H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Algebra (AREA)
- Computing Systems (AREA)
- Multimedia (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
Se proporciona un aparato de transmisión. El aparato de transmisión incluye: un codificador configurado para generar una contraseña de comprobación de paridad de baja densidad (LDPC) por medio de codificación por LDPC de bits de entrada en base a una matriz de comprobación de paridad incluyendo información de bits de palabra de información y bits de paridad, la contraseña LDPC incluyendo una pluralidad de grupos de bit, cada uno incluyendo una pluralidad de bits; un intercalador configurado para intercalar la contraseña LDPC; y un modulador configurado para mapear la contraseña LDPC intercalada en un símbolo de modulación, en donde el intercalador es además configurado para intercalar la contraseña LDPC de manera que un bit incluido en un grupo de bit predeterminado de entre la pluralidad de grupos de bit que constituyen la contraseña LDPC en un bit predeterminado del símbolo de modulación.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201462001155P | 2014-05-21 | 2014-05-21 | |
KR1020150000697A KR101775704B1 (ko) | 2014-05-21 | 2015-01-05 | 송신 장치 및 그의 인터리빙 방법 |
Publications (1)
Publication Number | Publication Date |
---|---|
MX2019014455A true MX2019014455A (es) | 2020-02-10 |
Family
ID=54882733
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2016015204A MX370108B (es) | 2014-05-21 | 2015-05-21 | Aparato de transmision y metodo de intercalacion del mismo. |
MX2019014455A MX2019014455A (es) | 2014-05-21 | 2016-11-18 | Aparato de transmision y metodo de intercalacion del mismo. |
MX2019014454A MX2019014454A (es) | 2014-05-21 | 2016-11-18 | Aparato de transmision y metodo de intercalacion del mismo. |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2016015204A MX370108B (es) | 2014-05-21 | 2015-05-21 | Aparato de transmision y metodo de intercalacion del mismo. |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2019014454A MX2019014454A (es) | 2014-05-21 | 2016-11-18 | Aparato de transmision y metodo de intercalacion del mismo. |
Country Status (6)
Country | Link |
---|---|
US (2) | US11218173B2 (es) |
EP (1) | EP3146635B1 (es) |
KR (6) | KR101775704B1 (es) |
CN (3) | CN106464270B (es) |
CA (3) | CA2949034C (es) |
MX (3) | MX370108B (es) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3791633A1 (en) * | 2018-05-09 | 2021-03-17 | Telefonaktiebolaget Lm Ericsson (Publ) | A radio network node, a wireless device and methods therein for scheduling positioning system information block (sib) |
CN110569974B (zh) * | 2018-06-06 | 2021-08-24 | 天津大学 | 可包含人造碱基的dna存储分层表示与交织编码方法 |
CN111371465B (zh) * | 2018-12-26 | 2022-01-28 | 上海交通大学 | Ldpc码字的比特交织方法、系统与介质 |
CN110071726B (zh) * | 2019-04-16 | 2023-02-17 | 南京大学深圳研究院 | 多层单元闪存中联合ldpc码的构造方法及其译码装置 |
CN110784233B (zh) * | 2019-10-31 | 2023-06-27 | 中国工程物理研究院电子工程研究所 | 一种dvb-s2标准中物理层扰码序列恢复方法 |
KR20220114920A (ko) * | 2021-02-09 | 2022-08-17 | 삼성전자주식회사 | 데이터 전송을 위한 블록 인터리빙을 수행하는 장치 및 방법 |
CN113572481B (zh) * | 2021-05-26 | 2023-09-29 | 西安空间无线电技术研究所 | 一种基于fpga的高速码率兼容dvb-s2的ldpc编码器及编码方法 |
KR20220169049A (ko) * | 2021-06-17 | 2022-12-27 | 삼성전자주식회사 | 데이터 패킷을 생성하는 인코더, 이의 동작 방법, 및 이를 포함하는 전자 장치의 동작 방법 |
US11799700B1 (en) * | 2022-08-31 | 2023-10-24 | Qualcomm Incorporated | Decoding multi-level coded (MLC) systems |
Family Cites Families (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08315567A (ja) | 1995-05-22 | 1996-11-29 | Mitsubishi Electric Corp | 半導体記憶装置 |
US5689568A (en) * | 1995-06-29 | 1997-11-18 | Hughes Electronics | Medium access control for a mobile satellite system |
US5953311A (en) * | 1997-02-18 | 1999-09-14 | Discovision Associates | Timing synchronization in a receiver employing orthogonal frequency division multiplexing |
US6567465B2 (en) * | 2001-05-21 | 2003-05-20 | Pc Tel Inc. | DSL modem utilizing low density parity check codes |
CA2454574C (en) | 2002-07-03 | 2008-12-09 | Hughes Electronics Corporation | Method and system for memory management in low density parity check (ldpc) decoders |
GB2454195A (en) * | 2007-10-30 | 2009-05-06 | Sony Corp | Address generation polynomial and permutation matrix for DVB-T2 16k OFDM sub-carrier mode interleaver |
US7334181B2 (en) * | 2003-09-04 | 2008-02-19 | The Directv Group, Inc. | Method and system for providing short block length low density parity check (LDPC) codes |
US7570698B2 (en) | 2004-11-16 | 2009-08-04 | Intel Corporation | Multiple output multicarrier transmitter and methods for spatial interleaving a plurality of spatial streams |
US8369448B2 (en) * | 2006-09-18 | 2013-02-05 | Availink, Inc. | Bit mapping scheme for an LDPC coded 32APSK system |
EP2186200B1 (en) * | 2007-08-28 | 2016-06-15 | Samsung Electronics Co., Ltd. | Apparatus and method for transmitting and receiving data in a communication system using low density parity check codes |
DK2056549T3 (da) * | 2007-10-30 | 2013-02-04 | Sony Corp | Databehandlingsanordning og -fremgangsmåde |
KR101435681B1 (ko) * | 2007-11-08 | 2014-09-02 | 삼성전자주식회사 | 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서데이터 송수신 장치 및 방법 |
MY155083A (en) | 2007-11-26 | 2015-08-28 | Sony Corp | Data processing apparatus and data processing method as well as encoding apparatus and encoding method |
EP2381583B9 (en) | 2007-12-06 | 2015-02-18 | Samsung Electronics Co., Ltd. | Method and apparatus for channel decoding in a communication system using low-density parity-check codes |
EP2299704B1 (en) * | 2008-05-29 | 2019-11-27 | Electronics and Telecommunications Research Institute | Method and apparatus for transmitting broadcasting-communication data |
WO2010039257A1 (en) * | 2008-10-03 | 2010-04-08 | Thomson Licensing | Method and apparatus for adapting a bit interleaver to ldpc codes and modulations under awgn channel conditions using binary erasure surrogate channels |
KR20110055410A (ko) * | 2009-11-18 | 2011-05-25 | 삼성전자주식회사 | 통신 시스템에서 데이터 송수신 방법 및 장치 |
WO2011062424A2 (en) | 2009-11-18 | 2011-05-26 | Samsung Electronics Co., Ltd. | Method and apparatus for transmitting and receiving data in a communication system |
JP2011176645A (ja) | 2010-02-24 | 2011-09-08 | Sony Corp | データ処理装置、及びデータ処理方法 |
TWI581578B (zh) * | 2010-02-26 | 2017-05-01 | 新力股份有限公司 | 編碼器及提供遞增冗餘之編碼方法 |
WO2012026787A2 (en) * | 2010-08-26 | 2012-03-01 | Samsung Electronics Co., Ltd. | Apparatus and method for transmitting and receiving data in a communication or broadcasting system using linear block code |
JP5500379B2 (ja) * | 2010-09-03 | 2014-05-21 | ソニー株式会社 | データ処理装置、及びデータ処理方法 |
JP2012151656A (ja) | 2011-01-19 | 2012-08-09 | Sony Corp | データ処理装置、及び、データ処理方法 |
EP2506440A1 (en) | 2011-03-30 | 2012-10-03 | Samsung Electronics Co., Ltd. | Apparatus and method for mapping and demapping signals in a communication system using a low density parity check code |
KR101865068B1 (ko) * | 2011-03-30 | 2018-06-08 | 삼성전자주식회사 | 저밀도 패리티 검사 부호를 사용하는 시스템에서 신호 맵핑/디맵핑 장치 및 방법 |
JP5637393B2 (ja) | 2011-04-28 | 2014-12-10 | ソニー株式会社 | データ処理装置、及び、データ処理方法 |
EP2536030A1 (en) * | 2011-06-16 | 2012-12-19 | Panasonic Corporation | Bit permutation patterns for BICM with LDPC codes and QAM constellations |
EP2560311A1 (en) * | 2011-08-17 | 2013-02-20 | Panasonic Corporation | Cyclic-block permutations for spatial multiplexing with quasi-cyclic LDPC codes |
EP2690790A1 (en) * | 2012-07-27 | 2014-01-29 | Panasonic Corporation | Bit interleaving for rotated constellations with quasi-cyclic LDPC codes |
US10425110B2 (en) | 2014-02-19 | 2019-09-24 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
US9602137B2 (en) | 2014-02-19 | 2017-03-21 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
US9685980B2 (en) | 2014-03-19 | 2017-06-20 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
US9800269B2 (en) * | 2014-05-21 | 2017-10-24 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
US9780808B2 (en) | 2014-05-21 | 2017-10-03 | Samsung Electronics Co., Ltd. | Transmitter apparatus and bit interleaving method thereof |
US9602245B2 (en) | 2014-05-21 | 2017-03-21 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
US20160204804A1 (en) * | 2015-01-13 | 2016-07-14 | Sony Corporation | Data processing apparatus and method |
US9590758B2 (en) | 2015-05-19 | 2017-03-07 | Samsung Electronics Co., Ltd. | Transmitting apparatus and mapping method thereof |
US9634692B2 (en) * | 2015-05-19 | 2017-04-25 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
US10439646B2 (en) * | 2015-05-19 | 2019-10-08 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
-
2015
- 2015-01-05 KR KR1020150000697A patent/KR101775704B1/ko active IP Right Grant
- 2015-05-21 CA CA2949034A patent/CA2949034C/en active Active
- 2015-05-21 MX MX2016015204A patent/MX370108B/es active IP Right Grant
- 2015-05-21 CA CA3121696A patent/CA3121696C/en active Active
- 2015-05-21 EP EP15795648.3A patent/EP3146635B1/en active Active
- 2015-05-21 CN CN201580027011.1A patent/CN106464270B/zh active Active
- 2015-05-21 CN CN201910887123.4A patent/CN110719114B/zh active Active
- 2015-05-21 CN CN201910887121.5A patent/CN110730010B/zh active Active
- 2015-05-21 CA CA3031266A patent/CA3031266C/en active Active
-
2016
- 2016-11-18 MX MX2019014455A patent/MX2019014455A/es unknown
- 2016-11-18 MX MX2019014454A patent/MX2019014454A/es unknown
-
2017
- 2017-08-31 KR KR1020170111425A patent/KR101928991B1/ko active IP Right Grant
-
2018
- 2018-12-07 KR KR1020180157269A patent/KR101970723B1/ko active IP Right Grant
-
2019
- 2019-04-15 KR KR1020190043754A patent/KR102116113B1/ko active IP Right Grant
- 2019-06-17 US US16/443,321 patent/US11218173B2/en active Active
-
2020
- 2020-05-21 KR KR1020200061182A patent/KR102413021B1/ko active IP Right Grant
-
2021
- 2021-12-08 US US17/545,150 patent/US11949433B2/en active Active
-
2022
- 2022-06-21 KR KR1020220075540A patent/KR102531095B1/ko active IP Right Grant
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2019014467A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX371227B (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2019008372A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2019014455A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2019014456A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2018008020A (es) | Aparato transmisor y método de procesamiento de señal del mismo. | |
MX2019014726A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
MX2019005428A (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 64800 y un indice de codigo de 4/15 y mapeo de 256 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
WO2016140516A3 (en) | Transmitter and parity permutation method thereof | |
MX2020003791A (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 10/15 y mapeo de 256 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
MX2020003792A (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 4/15 y mapeo de 16 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
MX2020011644A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX2019015600A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX2020004656A (es) | Transmisor y metodo de acortamiento del mismo. | |
MX2019009589A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX350409B (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 64800 y un indice de codigo de 4/15 y mapeo de 256 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
MX2015006530A (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 3/15 y mapeo de 64 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
MX2017011153A (es) | Transmisor y metodo de permutacion de paridad del mismo. | |
MX345595B (es) | Entrelazador de bits para palabra código de revisión de paridad de baja densidad que tiene una longitud de 64800 y un índice de código de 5/15 y mapeo de 64 símbolos, y método para entrelazar bits que utiliza el mismo. | |
MX2015006529A (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 4/15 y mapeo de 16 simbolos, y metodo para entrelazar bits que utiliza el mismo. | |
MX2015006532A (es) | Entrelazador de bits para palabra codigo de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 10/15 y mapeo de 256 simbolos, y metodo para entrelazar bits que utiliza el mismo. |