MX2015009839A - Dispositivo de procesamiento de datos y metodo de procesamiento de datos. - Google Patents

Dispositivo de procesamiento de datos y metodo de procesamiento de datos.

Info

Publication number
MX2015009839A
MX2015009839A MX2015009839A MX2015009839A MX2015009839A MX 2015009839 A MX2015009839 A MX 2015009839A MX 2015009839 A MX2015009839 A MX 2015009839A MX 2015009839 A MX2015009839 A MX 2015009839A MX 2015009839 A MX2015009839 A MX 2015009839A
Authority
MX
Mexico
Prior art keywords
data processing
ldpc
bits
information
ldpc code
Prior art date
Application number
MX2015009839A
Other languages
English (en)
Inventor
Yuji Shinohara
Makiko Yamamoto
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of MX2015009839A publication Critical patent/MX2015009839A/es

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/1177—Regular LDPC codes with parity-check matrices wherein all rows and columns have the same row weight and column weight, respectively
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/033—Theoretical methods to calculate these checking codes
    • H03M13/036—Heuristic code construction methods, i.e. code construction or code search based on using trial-and-error
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/35—Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics
    • H03M13/356—Unequal error protection [UEP]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/615—Use of computational or mathematical techniques
    • H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes

Abstract

Esta tecnología pertenece a un dispositivo de procesamiento de datos y método de procesamiento de datos que son capaces de proporcionar un código de LDPC que tiene una tasa de error favorable. Este codificador de LDPC codifica en una longitud de código de 64,800 bits y una tasa de codificación de LDPC de 2/30, 3/30, 4/30, 5/30, o 6/30. El código de LDPC contiene bits de información y bits de paridad y una matriz de comprobación (H) se configura a partir de una sección de matriz de información que corresponde a los bits de información del código de LDPC y una sección de matriz de paridad que corresponde a los bits de paridad. La sección de matriz de información de la matriz de comprobación (H) se representa por una tabla de valores iniciales de matriz de comprobación de paridad que expresa la posición de un elemento de la sección de matriz para cada 360 columnas. Esta tecnología puede aplicar en casos cuando se lleva a cabo codificación de LDPC y descodificación de LDPC.
MX2015009839A 2013-02-08 2014-01-27 Dispositivo de procesamiento de datos y metodo de procesamiento de datos. MX2015009839A (es)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013023879 2013-02-08
PCT/JP2014/051620 WO2014123014A1 (ja) 2013-02-08 2014-01-27 データ処理装置、及びデータ処理方法

Publications (1)

Publication Number Publication Date
MX2015009839A true MX2015009839A (es) 2015-12-01

Family

ID=51299611

Family Applications (1)

Application Number Title Priority Date Filing Date
MX2015009839A MX2015009839A (es) 2013-02-08 2014-01-27 Dispositivo de procesamiento de datos y metodo de procesamiento de datos.

Country Status (9)

Country Link
US (1) US20160043737A1 (es)
EP (1) EP2955852A4 (es)
JP (1) JPWO2014123014A1 (es)
KR (1) KR102092172B1 (es)
CN (1) CN104969477B (es)
BR (1) BR112015018430B1 (es)
CA (1) CA2900007C (es)
MX (1) MX2015009839A (es)
WO (1) WO2014123014A1 (es)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2899822C (en) * 2013-02-08 2023-01-17 Sony Corporation Data processing device and data processing method
WO2014123017A1 (ja) 2013-02-08 2014-08-14 ソニー株式会社 データ処理装置、及びデータ処理方法
MX2014011863A (es) 2013-02-08 2014-11-03 Sony Corp Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
EP2955853A4 (en) * 2013-02-08 2016-08-24 Sony Corp DATA PROCESSING DEVICE AND DATA PROCESSING METHOD
CA2923593A1 (en) * 2013-09-20 2015-03-26 Sony Corporation Data processing device and data processing method
WO2017214851A1 (zh) * 2016-06-14 2017-12-21 华为技术有限公司 一种信号传输的方法、发射端及接收端
WO2018174934A1 (en) * 2017-03-20 2018-09-27 Intel Corporation Systems, methods, and apparatus for matrix move
CN107172386B (zh) * 2017-05-09 2018-06-29 西安科技大学 一种基于计算机视觉的非接触式数据传输方法
CN110516713A (zh) * 2019-08-02 2019-11-29 阿里巴巴集团控股有限公司 一种目标群体识别方法、装置及设备
CN111464188B (zh) * 2020-03-19 2023-10-24 中科南京移动通信与计算创新研究院 一种dvb-s2 ldpc编译码校验矩阵的存储结构及方法
CN116596284B (zh) * 2023-07-18 2023-09-26 益企商旅(山东)科技服务有限公司 基于客户需求的差旅决策管理方法及系统

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2274951C2 (ru) * 2002-10-29 2006-04-20 Самсунг Электроникс Ко., Лтд. Способ и устройство для деперемежения потока перемеженных данных в системе связи
JP4224777B2 (ja) 2003-05-13 2009-02-18 ソニー株式会社 復号方法および復号装置、並びにプログラム
US7234098B2 (en) * 2003-10-27 2007-06-19 The Directv Group, Inc. Method and apparatus for providing reduced memory low density parity check (LDPC) codes
KR20060097503A (ko) * 2005-03-11 2006-09-14 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널인터리빙/디인터리빙 장치 및 그 제어 방법
CN100558026C (zh) * 2005-12-16 2009-11-04 清华大学 一种信号交织图案的生成方法
ES2562031T3 (es) * 2007-10-30 2016-03-02 Sony Corporation Aparato y método de procesamiento de datos
KR101481854B1 (ko) * 2007-11-26 2015-01-12 소니 주식회사 데이터 처리 장치, 및 데이터 처리 방법, 및 부호화 장치, 및 부호화 방법
TWI459724B (zh) * 2007-11-26 2014-11-01 Sony Corp Data processing device and data processing method
TWI410055B (zh) * 2007-11-26 2013-09-21 Sony Corp Data processing device, data processing method and program product for performing data processing method on computer
TWI538415B (zh) * 2007-11-26 2016-06-11 Sony Corp Data processing device and data processing method
TWI390856B (zh) * 2007-11-26 2013-03-21 Sony Corp Data processing device and data processing method
TWI497920B (zh) * 2007-11-26 2015-08-21 Sony Corp Data processing device and data processing method
US8291282B2 (en) * 2008-02-18 2012-10-16 Samsung Electronics Co., Ltd Apparatus and method for encoding and decoding channel in a communication system using low-density parity-check codes
KR101027873B1 (ko) * 2008-12-16 2011-04-07 윤일식 엘리베이터 도어의 유리판 고정장치
US8726137B2 (en) * 2009-02-02 2014-05-13 Telefonaktiebolaget L M Ericsson (Publ) Encoding and decoding methods for expurgated convolutional codes and convolutional turbo codes
JP2011176782A (ja) * 2010-02-26 2011-09-08 Sony Corp データ処理装置、及びデータ処理方法
JP5505725B2 (ja) * 2010-09-16 2014-05-28 ソニー株式会社 データ処理装置、及びデータ処理方法
KR101702358B1 (ko) * 2011-01-06 2017-02-03 삼성전자주식회사 저밀도 패리티 검사 코드를 사용하는 통신 시스템에서의 채널 부호화/복호화 방법 및 장치
JP2012147197A (ja) * 2011-01-11 2012-08-02 Panasonic Corp 通信装置、通信方法、及び通信プログラム
MX2014011863A (es) * 2013-02-08 2014-11-03 Sony Corp Dispositivo de procesamiento de datos y metodo de procesamiento de datos.

Also Published As

Publication number Publication date
KR20150116831A (ko) 2015-10-16
EP2955852A1 (en) 2015-12-16
CA2900007A1 (en) 2014-08-14
JPWO2014123014A1 (ja) 2017-02-02
BR112015018430A2 (pt) 2017-07-18
WO2014123014A1 (ja) 2014-08-14
CN104969477B (zh) 2019-06-04
US20160043737A1 (en) 2016-02-11
KR102092172B1 (ko) 2020-04-14
CA2900007C (en) 2023-01-24
CN104969477A (zh) 2015-10-07
EP2955852A4 (en) 2016-08-24
BR112015018430B1 (pt) 2022-02-15

Similar Documents

Publication Publication Date Title
MX2015009838A (es) Dispositivo para el procesamiento de datos y metodo para el procesamiento de datos.
MX2015009839A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX338477B (es) Aparato de procesamiento de datos y metodo de procesamiento de datos.
MY191686A (en) Data processing apparatus and data processing method
MX2015014230A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016010440A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016003220A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2019013223A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2019015119A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2015017052A (es) Metodo y aparato para codificacion y decodificacion de comprobacion de paridad de baja densidad.
MX2015009939A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2017010999A (es) Dispositivo de perforacion de paridad para la codificacion de informacion de señalizacion de longitud variable y metodo de perforacion de paridad que lo utiliza.
MX350601B (es) Codificador de revisión de paridad de baja densidad que tiene una longitud de 64800 y un índice de código de 4/15 y método de codificación de revisión de paridad de baja densidad que utiliza el mismo.
MX2017010995A (es) Aparato de intercalado de paridad para codificar informacion de señalizacion con longitud fija, y metodo de intercalado de paridad que utiliza el mismo.
MX2016003228A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2020004875A (es) Aparato de intercalado de paridad para codificar informacion de se?alizacion con longitud fija, y metodo de intercalado de paridad que utiliza el mismo.
MX350602B (es) Codificador de revisión de paridad de baja densidad que tiene una longitud de 64800 y un índice de código de 7/15 y método de codificación de revisión de paridad de baja densidad que utiliza el mismo.
MX2016003484A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016003222A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2020003765A (es) Codificador de revision de paridad de baja densidad y metodo de codificacion de revision de paridad de baja densidad que utiliza el mismo.
PH12020550521A1 (en) Transmission device, transmission method, reception device, and reception method
MX2014012116A (es) Codificador de revision de paridad de baja densidad que tiene una longitud de 64800 y un indice de codigo de 2/15 y metodo de codificacion de revision de paridad de baja densidad que utiliza el mismo.
MX2014012112A (es) Codificador de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 2/15 y metodo de codificacion de revision de paridad de baja densidad que utiliza el mismo.
MX2014012115A (es) Codificador de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 5/15 y metodo de codificacion de revision de paridad de baja densidad que utiliza el mismo.
MX2014012114A (es) Codificador de revision de paridad de baja densidad que tiene una longitud de 16200 y un indice de codigo de 4/15 y metodo de codificacion de revision de paridad de baja densidad que utiliza el mismo.

Legal Events

Date Code Title Description
FA Abandonment or withdrawal