ATE459960T1 - Speicherstapelungssystem und -verfahren - Google Patents

Speicherstapelungssystem und -verfahren

Info

Publication number
ATE459960T1
ATE459960T1 AT05793322T AT05793322T ATE459960T1 AT E459960 T1 ATE459960 T1 AT E459960T1 AT 05793322 T AT05793322 T AT 05793322T AT 05793322 T AT05793322 T AT 05793322T AT E459960 T1 ATE459960 T1 AT E459960T1
Authority
AT
Austria
Prior art keywords
memory module
high density
modified
memory devices
decoding
Prior art date
Application number
AT05793322T
Other languages
English (en)
Inventor
Thomas Kinsley
Kevin Kilbuck
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Application granted granted Critical
Publication of ATE459960T1 publication Critical patent/ATE459960T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Semiconductor Memories (AREA)
AT05793322T 2004-09-01 2005-08-30 Speicherstapelungssystem und -verfahren ATE459960T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/932,834 US7046538B2 (en) 2004-09-01 2004-09-01 Memory stacking system and method
PCT/US2005/030864 WO2006028823A1 (en) 2004-09-01 2005-08-30 Memory stacking system and method

Publications (1)

Publication Number Publication Date
ATE459960T1 true ATE459960T1 (de) 2010-03-15

Family

ID=35645096

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05793322T ATE459960T1 (de) 2004-09-01 2005-08-30 Speicherstapelungssystem und -verfahren

Country Status (8)

Country Link
US (2) US7046538B2 (de)
EP (1) EP1784831B1 (de)
JP (1) JP2008511927A (de)
KR (1) KR20070056110A (de)
AT (1) ATE459960T1 (de)
DE (1) DE602005019749D1 (de)
TW (1) TWI282557B (de)
WO (1) WO2006028823A1 (de)

Families Citing this family (89)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050021901A1 (en) * 2001-12-20 2005-01-27 Erik Plesner Penalty free address decoding scheme
JP4419049B2 (ja) * 2003-04-21 2010-02-24 エルピーダメモリ株式会社 メモリモジュール及びメモリシステム
KR20050022798A (ko) * 2003-08-30 2005-03-08 주식회사 이즈텍 유전자 어휘 분류체계를 이용하여 바이오 칩을 분석하기위한 시스템 및 그 방법
US8250295B2 (en) * 2004-01-05 2012-08-21 Smart Modular Technologies, Inc. Multi-rank memory module that emulates a memory module having a different number of ranks
US7289386B2 (en) * 2004-03-05 2007-10-30 Netlist, Inc. Memory module decoder
US7916574B1 (en) 2004-03-05 2011-03-29 Netlist, Inc. Circuit providing load isolation and memory domain translation for memory module
US7532537B2 (en) * 2004-03-05 2009-05-12 Netlist, Inc. Memory module with a circuit providing load isolation and memory domain translation
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8619452B2 (en) 2005-09-02 2013-12-31 Google Inc. Methods and apparatus of stacking DRAMs
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US7472220B2 (en) * 2006-07-31 2008-12-30 Metaram, Inc. Interface circuit system and method for performing power management operations utilizing power management signals
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US7590796B2 (en) * 2006-07-31 2009-09-15 Metaram, Inc. System and method for power management in memory systems
US8169233B2 (en) 2009-06-09 2012-05-01 Google Inc. Programming of DIMM termination resistance values
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US7392338B2 (en) * 2006-07-31 2008-06-24 Metaram, Inc. Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits
US7386656B2 (en) * 2006-07-31 2008-06-10 Metaram, Inc. Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit
US20080082763A1 (en) 2006-10-02 2008-04-03 Metaram, Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US20080028136A1 (en) 2006-07-31 2008-01-31 Schakel Keith R Method and apparatus for refresh management of memory modules
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US9542352B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US7327592B2 (en) 2005-08-30 2008-02-05 Micron Technology, Inc. Self-identifying stacked die semiconductor components
US7966446B2 (en) * 2005-09-12 2011-06-21 Samsung Electronics Co., Ltd. Memory system and method having point-to-point link
US7930492B2 (en) * 2005-09-12 2011-04-19 Samsung Electronics Co., Ltd. Memory system having low power consumption
DE102005046997B4 (de) * 2005-09-30 2013-02-21 Qimonda Ag Vorrichtung zum Speichern von Speicherwörtern
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US7564735B2 (en) * 2006-07-05 2009-07-21 Qimonda Ag Memory device, and method for operating a memory device
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US9262326B2 (en) * 2006-08-14 2016-02-16 Qualcomm Incorporated Method and apparatus to enable the cooperative signaling of a shared bus interrupt in a multi-rank memory subsystem
US7840732B2 (en) * 2006-09-25 2010-11-23 Honeywell International Inc. Stacked card address assignment
JP5040306B2 (ja) * 2006-12-28 2012-10-03 富士通株式会社 記憶制御装置及び記憶制御方法
KR100906999B1 (ko) * 2007-06-11 2009-07-08 주식회사 하이닉스반도체 메모리 모듈 및 메모리 시스템
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US7865674B2 (en) 2007-08-31 2011-01-04 International Business Machines Corporation System for enhancing the memory bandwidth available through a memory module
US7584308B2 (en) * 2007-08-31 2009-09-01 International Business Machines Corporation System for supporting partial cache line write operations to a memory module to reduce write data traffic on a memory channel
US7840748B2 (en) 2007-08-31 2010-11-23 International Business Machines Corporation Buffered memory module with multiple memory device data interface ports supporting double the memory capacity
US8086936B2 (en) 2007-08-31 2011-12-27 International Business Machines Corporation Performing error correction at a memory device level that is transparent to a memory channel
US7818497B2 (en) 2007-08-31 2010-10-19 International Business Machines Corporation Buffered memory module supporting two independent memory channels
US7861014B2 (en) 2007-08-31 2010-12-28 International Business Machines Corporation System for supporting partial cache line read operations to a memory module to reduce read data traffic on a memory channel
US7899983B2 (en) 2007-08-31 2011-03-01 International Business Machines Corporation Buffered memory module supporting double the memory device data width in the same physical space as a conventional memory module
US8082482B2 (en) 2007-08-31 2011-12-20 International Business Machines Corporation System for performing error correction operations in a memory hub device of a memory module
US7558887B2 (en) * 2007-09-05 2009-07-07 International Business Machines Corporation Method for supporting partial cache line read and write operations to a memory module to reduce read and write data traffic on a memory channel
US8019919B2 (en) 2007-09-05 2011-09-13 International Business Machines Corporation Method for enhancing the memory bandwidth available through a memory module
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
US7770077B2 (en) 2008-01-24 2010-08-03 International Business Machines Corporation Using cache that is embedded in a memory hub to replace failed memory cells in a memory subsystem
US7930470B2 (en) 2008-01-24 2011-04-19 International Business Machines Corporation System to enable a memory hub device to manage thermal conditions at a memory device level transparent to a memory controller
US8140936B2 (en) 2008-01-24 2012-03-20 International Business Machines Corporation System for a combined error correction code and cyclic redundancy check code for a memory channel
US7925825B2 (en) 2008-01-24 2011-04-12 International Business Machines Corporation System to support a full asynchronous interface within a memory hub device
US7925824B2 (en) 2008-01-24 2011-04-12 International Business Machines Corporation System to reduce latency by running a memory channel frequency fully asynchronous from a memory device frequency
US7930469B2 (en) 2008-01-24 2011-04-19 International Business Machines Corporation System to provide memory system power reduction without reducing overall memory system performance
US7925826B2 (en) 2008-01-24 2011-04-12 International Business Machines Corporation System to increase the overall bandwidth of a memory channel by allowing the memory channel to operate at a frequency independent from a memory device frequency
US7948786B2 (en) * 2008-02-06 2011-05-24 Micron Technology, Inc. Rank select using a global select pin
KR101471574B1 (ko) 2008-04-10 2014-12-24 삼성전자주식회사 반도체 칩과 반도체 장치
US8516185B2 (en) 2009-07-16 2013-08-20 Netlist, Inc. System and method utilizing distributed byte-wise buffers on a memory module
US8154901B1 (en) 2008-04-14 2012-04-10 Netlist, Inc. Circuit providing load isolation and noise reduction
US8417870B2 (en) * 2009-07-16 2013-04-09 Netlist, Inc. System and method of increasing addressable memory space on a memory board
US7978721B2 (en) * 2008-07-02 2011-07-12 Micron Technology Inc. Multi-serial interface stacked-die memory architecture
US9104557B2 (en) 2008-08-01 2015-08-11 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Encoded chip select for supporting more memory ranks
US9128632B2 (en) 2009-07-16 2015-09-08 Netlist, Inc. Memory module with distributed data buffers and method of operation
EP2529374A4 (de) * 2010-01-28 2014-04-02 Hewlett Packard Development Co Speicherzugangsverfahren und -vorrichtung
US9123552B2 (en) 2010-03-30 2015-09-01 Micron Technology, Inc. Apparatuses enabling concurrent communication between an interface die and a plurality of dice stacks, interleaved conductive paths in stacked devices, and methods for forming and operating the same
KR101033491B1 (ko) * 2010-03-31 2011-05-09 주식회사 하이닉스반도체 반도체 장치
US20110289247A1 (en) * 2010-05-21 2011-11-24 National Semiconductor Corporation Autonomous positional addressing in stacked multi-board systems
JP5348321B2 (ja) * 2010-05-27 2013-11-20 富士通株式会社 メモリシステム、メモリ装置及びメモリインターフェース装置
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
WO2012061633A2 (en) 2010-11-03 2012-05-10 Netlist, Inc. Method and apparatus for optimizing driver load in a memory package
JP6000655B2 (ja) * 2012-05-30 2016-10-05 キヤノン株式会社 情報処理装置、情報処理装置の制御方法及びプログラム
KR101987426B1 (ko) 2012-09-07 2019-09-30 삼성전자주식회사 불휘발성 메모리 모듈, 불휘발성 메모리 모듈을 포함하는 메모리 시스템, 그리고 불휘발성 메모리 모듈의 제어 방법
US8737108B2 (en) * 2012-09-25 2014-05-27 Intel Corporation 3D memory configurable for performance and power
KR20160038034A (ko) 2013-07-27 2016-04-06 넷리스트 인코포레이티드 로컬 동기화를 갖는 메모리 모듈
WO2015057865A1 (en) 2013-10-15 2015-04-23 Rambus Inc. Load reduced memory module
WO2015183303A1 (en) * 2014-05-30 2015-12-03 Hewlett-Packard Development Company, L.P. Memory access signal detection
US10679722B2 (en) 2016-08-26 2020-06-09 Sandisk Technologies Llc Storage system with several integrated components and method for use therewith
KR102559537B1 (ko) 2018-11-13 2023-07-26 에스케이하이닉스 주식회사 메모리 컨트롤러, 이를 포함하는 데이터 저장 장치 및 스토리지 시스템

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR890004820B1 (ko) * 1984-03-28 1989-11-27 인터내셔널 비지네스 머신즈 코포레이션 배저장밀도의 메모리 모듈 및 보드와 그 형성방법
JPH0715794B2 (ja) * 1985-06-25 1995-02-22 日本電気株式会社 半導体メモリ装置
US6298426B1 (en) * 1997-12-31 2001-10-02 Intel Corporation Controller configurable for use with multiple memory organizations
US5963464A (en) * 1998-02-26 1999-10-05 International Business Machines Corporation Stackable memory card
US6404662B1 (en) * 1998-03-23 2002-06-11 Staktek Group, L.P. Rambus stakpak
US6278616B1 (en) * 1998-07-07 2001-08-21 Texas Instruments Incorporated Modifying memory device organization in high density packages
US6683372B1 (en) * 1999-11-18 2004-01-27 Sun Microsystems, Inc. Memory expansion module with stacked memory packages and a serial storage unit
JP3980807B2 (ja) * 2000-03-27 2007-09-26 株式会社東芝 半導体装置及び半導体モジュール
US6633948B1 (en) * 2000-10-20 2003-10-14 Sun Microsystems, Inc. Stackable dual mode (registered/unbuffered) memory interface cost reduction
WO2002058069A2 (en) * 2001-01-17 2002-07-25 Honeywell International Inc. Enhanced memory module architecture
JP3767466B2 (ja) * 2001-11-29 2006-04-19 セイコーエプソン株式会社 メモリモジュールにおいて、スロット判別用の信号入力に用いるピンの本数を削減する方法、および、メモリモジュールに関する情報を記録した
US6771526B2 (en) * 2002-02-11 2004-08-03 Micron Technology, Inc. Method and apparatus for data transfer
US6948043B2 (en) * 2002-08-12 2005-09-20 Hewlett-Packard Development Company, L.P. Management of a memory subsystem
US6961281B2 (en) * 2003-09-12 2005-11-01 Sun Microsystems, Inc. Single rank memory module for use in a two-rank memory module system

Also Published As

Publication number Publication date
US20060044860A1 (en) 2006-03-02
US20060198178A1 (en) 2006-09-07
US7046538B2 (en) 2006-05-16
TW200620302A (en) 2006-06-16
EP1784831A1 (de) 2007-05-16
TWI282557B (en) 2007-06-11
WO2006028823A1 (en) 2006-03-16
JP2008511927A (ja) 2008-04-17
US7269042B2 (en) 2007-09-11
KR20070056110A (ko) 2007-05-31
EP1784831B1 (de) 2010-03-03
DE602005019749D1 (de) 2010-04-15

Similar Documents

Publication Publication Date Title
ATE459960T1 (de) Speicherstapelungssystem und -verfahren
KR101462604B1 (ko) 반도체 장치 및 멀티-칩 패키지
TW200625334A (en) Memory system, memory device, and output data strobe signal generating method
ATE421770T1 (de) Kapselung für integrierte schaltungen mit gestapelten integrierten schaltungen und verfahren dafür
TW200620633A (en) Stacked semiconductor memory device
DE602004023423D1 (de) Festphasentakt und strobe-signale in verketteten chips
TW200506960A (en) ODT mode conversion circuit and method
ATE339006T1 (de) Pufferanordnung für speicher
WO2007134319A3 (en) Multi-chip package for a flash memory
US10553263B2 (en) Memory device with write data bus control
TW200643971A (en) High-speed interface circuit for semiconductor memory chips and memory system including semiconductor memory chips
WO2008076790A3 (en) Multi-die memory device
WO2007112166A3 (en) System and method for re-routing signals between memory system components
TW200604787A (en) Method for testing and programming memory devices and system for same
GB2458040A (en) Memory controller including a dual-mode memory interconnect
TW200643724A (en) System for improving bandwidth among a plurality of memory controllers and method thereof
EP2357653A3 (de) Gestapelte Speichervorrichtung und Verfahren dafür
WO2007038257A3 (en) A method and system for managing and organizing software package installations
WO2008048596A3 (en) Photonic-interconnect systems for reading data from memory cells and writing data to memory integrated circuits
DE602005001266D1 (de) Speicherbaustein mit mehrfunktions-strobe-anschlüssen
TW200603158A (en) System and method for a high-speed access architecture for semiconductor memory
TW200727308A (en) Memory module having address transforming function and method for controlling memory
TW200639875A (en) Configuration of memory device
TW200737208A (en) Semiconductor memory device
ATE387668T1 (de) Befehls- und adressenbustopologie mit aufgeteiltem t-ketten-speicher

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties