TW200727308A - Memory module having address transforming function and method for controlling memory - Google Patents
Memory module having address transforming function and method for controlling memoryInfo
- Publication number
- TW200727308A TW200727308A TW095101371A TW95101371A TW200727308A TW 200727308 A TW200727308 A TW 200727308A TW 095101371 A TW095101371 A TW 095101371A TW 95101371 A TW95101371 A TW 95101371A TW 200727308 A TW200727308 A TW 200727308A
- Authority
- TW
- Taiwan
- Prior art keywords
- memory
- memory module
- transforming function
- controlling
- address
- Prior art date
Links
Abstract
The present invention provides a memory module having address transforming function and method for controlling memory. The memory module includes a board of memory module, an accessing data channel, a plurality of first memory unit each including a plurality of memory banks and a plurality of second memory unit each including a plurality of memory banks, and a circuit for transforming a system accessing signal; the memory module can integrate at least two memory units having defect into a workable memory unit by means of address reading and transferring from a memory accessing signals generated by a system.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW95101371A TWI287801B (en) | 2006-01-13 | 2006-01-13 | Memory module having address transforming function and method for controlling memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW95101371A TWI287801B (en) | 2006-01-13 | 2006-01-13 | Memory module having address transforming function and method for controlling memory |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200727308A true TW200727308A (en) | 2007-07-16 |
TWI287801B TWI287801B (en) | 2007-10-01 |
Family
ID=39201775
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW95101371A TWI287801B (en) | 2006-01-13 | 2006-01-13 | Memory module having address transforming function and method for controlling memory |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI287801B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI671759B (en) * | 2017-09-21 | 2019-09-11 | 日商東芝記憶體股份有限公司 | Semiconductor memory device |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012103245A2 (en) | 2011-01-27 | 2012-08-02 | Soft Machines Inc. | Guest instruction block with near branching and far branching sequence construction to native instruction block |
WO2012103367A2 (en) | 2011-01-27 | 2012-08-02 | Soft Machines, Inc. | Guest to native block address mappings and management of native code storage |
CN103620547B (en) | 2011-01-27 | 2018-07-10 | 英特尔公司 | Using processor translation lookaside buffer based on customer instruction to the mapping of native instructions range |
WO2012103253A2 (en) * | 2011-01-27 | 2012-08-02 | Soft Machines, Inc. | Multilevel conversion table cache for translating guest instructions to native instructions |
WO2012103359A2 (en) | 2011-01-27 | 2012-08-02 | Soft Machines, Inc. | Hardware acceleration components for translating guest instructions to native instructions |
WO2012103373A2 (en) | 2011-01-27 | 2012-08-02 | Soft Machines, Inc. | Variable caching structure for managing physical storage |
WO2014151691A1 (en) | 2013-03-15 | 2014-09-25 | Soft Machines, Inc. | Method and apparatus for guest return address stack emulation supporting speculation |
WO2014151652A1 (en) | 2013-03-15 | 2014-09-25 | Soft Machines Inc | Method and apparatus to allow early dependency resolution and data forwarding in a microprocessor |
-
2006
- 2006-01-13 TW TW95101371A patent/TWI287801B/en not_active IP Right Cessation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI671759B (en) * | 2017-09-21 | 2019-09-11 | 日商東芝記憶體股份有限公司 | Semiconductor memory device |
US10418345B2 (en) | 2017-09-21 | 2019-09-17 | Toshiba Memory Corporation | Semiconductor memory device |
US11322480B2 (en) | 2017-09-21 | 2022-05-03 | Kioxia Corporation | Semiconductor memory device |
Also Published As
Publication number | Publication date |
---|---|
TWI287801B (en) | 2007-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200727308A (en) | Memory module having address transforming function and method for controlling memory | |
WO2009008078A1 (en) | Semiconductor memory device and system | |
WO2006130762A3 (en) | Capacity-expanding memory device | |
FR2892253B1 (en) | METHOD FOR GENERATING AND DEMULTIPLEXING AN OPTIMIZED CONTRIBUTION SIGNAL, AND SYSTEM FOR REGIONALIZED DIFFUSION OF DATA. | |
WO2008021772A3 (en) | Multiprocessor system having an input/output (i/o) bridge circuit for transferring data between volatile and non-volatile memory | |
TW200611276A (en) | De-coupled memory access system and method | |
GB2438116A (en) | Memory buffers for merging local data from memory modules | |
TW200707456A (en) | Wrapper circuit and method for interfacing between non-muxed type memory controller and muxed type memory | |
ATE459960T1 (en) | MEMORY STACKING SYSTEM AND METHOD | |
GB2458040A (en) | Memory controller including a dual-mode memory interconnect | |
WO2008067367A3 (en) | Multi-resolution display system | |
ATE549671T1 (en) | CONTROL SYSTEM | |
DE502006003263D1 (en) | MASTER UNIT, COMMUNICATION SYSTEM AND METHOD OF OPERATING THEREOF | |
WO2007136704A3 (en) | Nand system with a data write frequency greater than a command-and-address-load frequency | |
WO2007005109A3 (en) | Jitter compensation and generation in testing communication devices | |
TW200739345A (en) | Apparatus, system, and method for implementing protected partitions in storage media | |
TW200707197A (en) | Multimedia apparatus and control method thereof capable of automatically selecting preset audio/video setting according to selected signal source | |
WO2008048793A3 (en) | Memory system having baseboard located memory buffer unit | |
EP2357653A3 (en) | Stacked memory device and method thereof | |
WO2007098974A3 (en) | Device and method for outputting different images on at least two display units | |
WO2007124004A3 (en) | Shared memory multi video channel display apparatus and methods | |
WO2008004187A3 (en) | Electronic device, system on chip and method of monitoring data traffic | |
WO2006120225A3 (en) | Dumping data in processing systems to a shared storage | |
TW200639875A (en) | Configuration of memory device | |
EP1901157A3 (en) | Apparatus and method for preventing capacitive overlay touchscreen from malfunctioning in TDMA scheme-based mobile terminal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |