ATE421146T1 - 1t1c-sram - Google Patents

1t1c-sram

Info

Publication number
ATE421146T1
ATE421146T1 AT04778150T AT04778150T ATE421146T1 AT E421146 T1 ATE421146 T1 AT E421146T1 AT 04778150 T AT04778150 T AT 04778150T AT 04778150 T AT04778150 T AT 04778150T AT E421146 T1 ATE421146 T1 AT E421146T1
Authority
AT
Austria
Prior art keywords
dram
memory
sram
write
providing
Prior art date
Application number
AT04778150T
Other languages
English (en)
Inventor
Jeong-Duk Sohn
Original Assignee
Zmos Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zmos Technology Inc filed Critical Zmos Technology Inc
Application granted granted Critical
Publication of ATE421146T1 publication Critical patent/ATE421146T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/24—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using capacitors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40603—Arbitration, priority and concurrent access to memory cells for read/write or refresh operations
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40615—Internal triggering or timing of refresh, e.g. hidden refresh, self refresh, pseudo-SRAMs
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40618—Refresh operations over multiple banks or interleaving
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2218—Late write
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C2211/406—Refreshing of dynamic cells
    • G11C2211/4065—Low level details of refresh operations
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G11C7/1021—Page serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled column address stroke pulses each with its associated bit line address

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Pens And Brushes (AREA)
  • Glass Compositions (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
AT04778150T 2003-07-14 2004-07-14 1t1c-sram ATE421146T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US48750803P 2003-07-14 2003-07-14

Publications (1)

Publication Number Publication Date
ATE421146T1 true ATE421146T1 (de) 2009-01-15

Family

ID=34079377

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04778150T ATE421146T1 (de) 2003-07-14 2004-07-14 1t1c-sram

Country Status (9)

Country Link
US (1) US6937503B2 (de)
EP (1) EP1647028B1 (de)
JP (1) JP2007531956A (de)
KR (1) KR20060041232A (de)
CN (1) CN1823390A (de)
AT (1) ATE421146T1 (de)
CA (1) CA2532464A1 (de)
DE (1) DE602004019093D1 (de)
WO (1) WO2005008736A2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100620643B1 (ko) * 2004-04-12 2006-09-13 주식회사 하이닉스반도체 리프레쉬를 수행하는 반도체 메모리 장치 및 그 방법
US7388248B2 (en) * 2004-09-01 2008-06-17 Micron Technology, Inc. Dielectric relaxation memory
KR101975528B1 (ko) 2012-07-17 2019-05-07 삼성전자주식회사 패스트 어레이 영역을 갖는 반도체 메모리 셀 어레이 및 그것을 포함하는 반도체 메모리
CN107078740A (zh) * 2014-10-22 2017-08-18 太阳诱电株式会社 可重构设备
KR102583266B1 (ko) * 2018-10-24 2023-09-27 삼성전자주식회사 스토리지 모듈, 스토리지 모듈의 동작 방법, 및 스토리지 모듈을 제어하는 호스트의 동작 방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6275437B1 (en) * 2000-06-30 2001-08-14 Samsung Electronics Co., Ltd. Refresh-type memory with zero write recovery time and no maximum cycle time
KR100367690B1 (ko) * 2000-12-04 2003-01-14 (주)실리콘세븐 디램 셀을 이용한 비동기식 에스램 호환 메모리 장치 및그 구동 방법
JP2003059264A (ja) * 2001-08-08 2003-02-28 Hitachi Ltd 半導体記憶装置
JP2003123470A (ja) * 2001-10-05 2003-04-25 Mitsubishi Electric Corp 半導体記憶装置
TW533413B (en) * 2001-10-11 2003-05-21 Cascade Semiconductor Corp Asynchronous hidden refresh of semiconductor memory

Also Published As

Publication number Publication date
CA2532464A1 (en) 2005-01-27
EP1647028A2 (de) 2006-04-19
US20050024924A1 (en) 2005-02-03
EP1647028B1 (de) 2009-01-14
US6937503B2 (en) 2005-08-30
KR20060041232A (ko) 2006-05-11
CN1823390A (zh) 2006-08-23
DE602004019093D1 (en) 2009-03-05
EP1647028A4 (de) 2006-09-06
WO2005008736A2 (en) 2005-01-27
JP2007531956A (ja) 2007-11-08
WO2005008736A3 (en) 2005-03-31

Similar Documents

Publication Publication Date Title
JP4908560B2 (ja) 強誘電体メモリ及びメモリシステム
US6862205B2 (en) Semiconductor memory device
CN101501778A (zh) 低功率存储器控制电路和方法
JPH06333388A (ja) 半導体記憶装置
KR950009725A (ko) 반도체 메모리 장치
TW200509131A (en) Semiconductor memory device
JP4122211B2 (ja) 制御装置及びメモリ装置並びにその制御方法
US8473694B2 (en) Memory device and memory system comprising same
ATE421146T1 (de) 1t1c-sram
US7263021B2 (en) Refresh circuit for use in semiconductor memory device and operation method thereof
US20050141324A1 (en) Semiconductor memory device for high speed data access
TW201719645A (zh) 動態隨機存取記憶體電路及其電壓控制方法
KR960042732A (ko) 반도체 메모리 셀
TW200603157A (en) 1t1c sram
KR960025776A (ko) 셰어드 센스앰프 방식의 센스 램프로 소비되는 전력을 경감한 반도체 기억 장치
CN107799137B (zh) 存储器存储装置及其操作方法
TW200504753A (en) Clock synchronous type semiconductor memory device
JP2001229674A5 (de)
TW201807539A (zh) 記憶體儲存裝置及其操作方法
US20150036440A1 (en) Semiconductor devices and semiconductor systems including the same
JPS6157097A (ja) ダイナミツク半導体メモリ
US6414898B1 (en) Method to reduce peak current for RAS cycle sensing in DRAM using non-multiplexed row and column addresses to avoid damage to battery
JP2009176343A (ja) 半導体記憶装置
KR20060102670A (ko) 반도체 기억 소자의 워드 라인 인에이블 회로 및 방법
Kulkarni et al. A 0.25 µm SCVL based 4T DRAM design for minimizing leakage current using CMOS technology

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties