ATE216096T1 - Flexible fehlerkorrekturcode/paritätsbit- architektur - Google Patents
Flexible fehlerkorrekturcode/paritätsbit- architekturInfo
- Publication number
- ATE216096T1 ATE216096T1 AT95101257T AT95101257T ATE216096T1 AT E216096 T1 ATE216096 T1 AT E216096T1 AT 95101257 T AT95101257 T AT 95101257T AT 95101257 T AT95101257 T AT 95101257T AT E216096 T1 ATE216096 T1 AT E216096T1
- Authority
- AT
- Austria
- Prior art keywords
- memory array
- error correcting
- internal memory
- codeword
- error correction
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US20078694A | 1994-02-22 | 1994-02-22 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE216096T1 true ATE216096T1 (de) | 2002-04-15 |
Family
ID=22743178
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT95101257T ATE216096T1 (de) | 1994-02-22 | 1995-01-30 | Flexible fehlerkorrekturcode/paritätsbit- architektur |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US5966389A (de) |
| EP (1) | EP0668561B1 (de) |
| JP (1) | JPH07254300A (de) |
| KR (1) | KR100382255B1 (de) |
| AT (1) | ATE216096T1 (de) |
| DE (1) | DE69526279T2 (de) |
| TW (1) | TW399169B (de) |
Families Citing this family (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| SE9601606D0 (sv) * | 1996-04-26 | 1996-04-26 | Ericsson Telefon Ab L M | Sätt vid radiotelekommunikationssystem |
| JP3945602B2 (ja) * | 1998-04-14 | 2007-07-18 | 富士通株式会社 | 訂正検査方法及び訂正検査装置 |
| KR100665442B1 (ko) * | 2000-12-29 | 2007-01-04 | 엘지전자 주식회사 | 에러정정용 메모리 제어장치 및 방법 |
| US6981196B2 (en) * | 2001-07-25 | 2005-12-27 | Hewlett-Packard Development Company, L.P. | Data storage method for use in a magnetoresistive solid-state storage device |
| US20030023922A1 (en) * | 2001-07-25 | 2003-01-30 | Davis James A. | Fault tolerant magnetoresistive solid-state storage device |
| US7036068B2 (en) * | 2001-07-25 | 2006-04-25 | Hewlett-Packard Development Company, L.P. | Error correction coding and decoding in a solid-state storage device |
| US20030172339A1 (en) * | 2002-03-08 | 2003-09-11 | Davis James Andrew | Method for error correction decoding in a magnetoresistive solid-state storage device |
| US6973604B2 (en) * | 2002-03-08 | 2005-12-06 | Hewlett-Packard Development Company, L.P. | Allocation of sparing resources in a magnetoresistive solid-state storage device |
| JP2005327437A (ja) | 2004-04-12 | 2005-11-24 | Nec Electronics Corp | 半導体記憶装置 |
| US20070061669A1 (en) * | 2005-08-30 | 2007-03-15 | Major Karl L | Method, device and system for detecting error correction defects |
| KR20150027849A (ko) * | 2007-08-31 | 2015-03-12 | 유니프랙스 아이 엘엘씨 | 배기 가스 처리 장치 |
| US7814300B2 (en) | 2008-04-30 | 2010-10-12 | Freescale Semiconductor, Inc. | Configurable pipeline to process an operation at alternate pipeline stages depending on ECC/parity protection mode of memory access |
| US20090276587A1 (en) * | 2008-04-30 | 2009-11-05 | Moyer William C | Selectively performing a single cycle write operation with ecc in a data processing system |
| GB201114831D0 (en) * | 2011-08-26 | 2011-10-12 | Univ Oxford Brookes | Circuit with error correction |
| US9529547B2 (en) | 2011-10-21 | 2016-12-27 | Freescale Semiconductor, Inc. | Memory device and method for organizing a homogeneous memory |
| KR102002925B1 (ko) | 2012-11-01 | 2019-07-23 | 삼성전자주식회사 | 메모리 모듈, 그것을 포함하는 메모리 시스템, 그것의 구동 방법 |
| KR101439815B1 (ko) * | 2013-03-08 | 2014-09-11 | 고려대학교 산학협력단 | 메모리에서의 에러 정정 처리 회로 및 에러 정정 처리 방법 |
| US9148176B2 (en) * | 2013-06-24 | 2015-09-29 | Micron Technology, Inc. | Circuits, apparatuses, and methods for correcting data errors |
| CN103700396B (zh) * | 2013-12-03 | 2016-06-01 | 中国航天科技集团公司第九研究院第七七一研究所 | 一种面向sram的抗seu错误累积的控制器及方法 |
| US9852024B2 (en) * | 2016-04-19 | 2017-12-26 | Winbond Electronics Corporation | Apparatus and method for read time control in ECC-enabled flash memory |
| US10691533B2 (en) * | 2017-12-12 | 2020-06-23 | Micron Technology, Inc. | Error correction code scrub scheme |
| EP4227944B1 (de) | 2020-09-18 | 2025-07-02 | Changxin Memory Technologies, Inc. | Speicher |
| CN117079686A (zh) * | 2020-09-18 | 2023-11-17 | 长鑫存储技术有限公司 | 存储器 |
| US11750226B2 (en) * | 2021-06-09 | 2023-09-05 | Nvidia Corporation | Error correction code system with augmented detection features |
| US12411611B2 (en) * | 2022-05-12 | 2025-09-09 | Changxin Memory Technologies, Inc. | Method and device for testing memory with instruction signal |
| KR102779980B1 (ko) * | 2023-11-16 | 2025-03-12 | 인하대학교 산학협력단 | 오류정정부호 부호기 및 복호기의 하드웨어 가속기 설계 및 자동 검증 프레임워크 |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3243774A (en) * | 1962-07-12 | 1966-03-29 | Honeywell Inc | Digital data werror detection and correction apparatus |
| US3387261A (en) * | 1965-02-05 | 1968-06-04 | Honeywell Inc | Circuit arrangement for detection and correction of errors occurring in the transmission of digital data |
| US3648239A (en) * | 1970-06-30 | 1972-03-07 | Ibm | System for translating to and from single error correction-double error detection hamming code and byte parity code |
| US3825893A (en) * | 1973-05-29 | 1974-07-23 | Ibm | Modular distributed error detection and correction apparatus and method |
| US3836957A (en) * | 1973-06-26 | 1974-09-17 | Ibm | Data storage system with deferred error detection |
| US4506362A (en) * | 1978-12-22 | 1985-03-19 | Gould Inc. | Systematic memory error detection and correction apparatus and method |
| US4360915A (en) * | 1979-02-07 | 1982-11-23 | The Warner & Swasey Company | Error detection means |
| US5177743A (en) * | 1982-02-15 | 1993-01-05 | Hitachi, Ltd. | Semiconductor memory |
| US4450562A (en) * | 1982-03-26 | 1984-05-22 | Rca Corporation | Two level parity error correction system |
| US4651321A (en) * | 1983-08-29 | 1987-03-17 | Amdahl Corporation | Apparatus for reducing storage necessary for error correction and detection in data processing machines |
| DE3379192D1 (en) * | 1983-12-19 | 1989-03-16 | Itt Ind Gmbh Deutsche | Correction method for symbol errors in video/teletext signals |
| JPS61134988A (ja) * | 1984-12-04 | 1986-06-23 | Toshiba Corp | 半導体メモリにおける誤り検出訂正機能制御系 |
| US4852100A (en) * | 1986-10-17 | 1989-07-25 | Amdahl Corporation | Error detection and correction scheme for main storage unit |
| JPH01171199A (ja) * | 1987-12-25 | 1989-07-06 | Mitsubishi Electric Corp | 半導体メモリ |
| US4995041A (en) * | 1989-02-03 | 1991-02-19 | Digital Equipment Corporation | Write back buffer with error correcting capabilities |
| US5195099A (en) * | 1989-04-11 | 1993-03-16 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having improved error correcting circuit |
| JPH0387000A (ja) * | 1989-08-30 | 1991-04-11 | Mitsubishi Electric Corp | 半導体記憶装置 |
| US5331645A (en) * | 1990-01-17 | 1994-07-19 | Integrated Device Technology, Inc. | Expandable digital error detection and correction device |
| US5127014A (en) * | 1990-02-13 | 1992-06-30 | Hewlett-Packard Company | Dram on-chip error correction/detection |
| US5043943A (en) * | 1990-06-18 | 1991-08-27 | Motorola, Inc. | Cache memory with a parity write control circuit |
| JP2549209B2 (ja) * | 1991-01-23 | 1996-10-30 | 株式会社東芝 | 半導体記憶装置 |
| JPH05225798A (ja) * | 1991-08-14 | 1993-09-03 | Internatl Business Mach Corp <Ibm> | メモリシステム |
| US5313475A (en) * | 1991-10-31 | 1994-05-17 | International Business Machines Corporation | ECC function with self-contained high performance partial write or read/modify/write and parity look-ahead interface scheme |
-
1995
- 1995-01-30 AT AT95101257T patent/ATE216096T1/de not_active IP Right Cessation
- 1995-01-30 DE DE69526279T patent/DE69526279T2/de not_active Expired - Fee Related
- 1995-01-30 EP EP95101257A patent/EP0668561B1/de not_active Expired - Lifetime
- 1995-02-18 TW TW084101504A patent/TW399169B/zh not_active IP Right Cessation
- 1995-02-21 JP JP7032569A patent/JPH07254300A/ja active Pending
- 1995-02-22 KR KR1019950003425A patent/KR100382255B1/ko not_active Expired - Fee Related
-
1996
- 1996-02-20 US US08/603,409 patent/US5966389A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH07254300A (ja) | 1995-10-03 |
| TW399169B (en) | 2000-07-21 |
| EP0668561A2 (de) | 1995-08-23 |
| DE69526279D1 (de) | 2002-05-16 |
| US5966389A (en) | 1999-10-12 |
| EP0668561B1 (de) | 2002-04-10 |
| KR950033822A (ko) | 1995-12-26 |
| KR100382255B1 (ko) | 2003-08-06 |
| EP0668561A3 (de) | 1996-04-10 |
| DE69526279T2 (de) | 2002-10-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE216096T1 (de) | Flexible fehlerkorrekturcode/paritätsbit- architektur | |
| KR960003094B1 (ko) | 프로덕트 코드를 디코딩하는 디코더 및 방법 | |
| US7278085B1 (en) | Simple error-correction codes for data buffers | |
| US5719884A (en) | Error correction method and apparatus based on two-dimensional code array with reduced redundancy | |
| CN1656693B (zh) | 迭代硬输入前向纠错的方法 | |
| EP0026516B1 (de) | Apparat zur Behandlung eines Datenstroms mit Hilfe eines fehlerkorrigierenden, stetigen Codes und zur Feststellung eines nicht wiedergutzumachenden Fehlers bei dieser Behandlung | |
| US5537429A (en) | Error-correcting method and decoder using the same | |
| DE69932962D1 (de) | Kodierungsverfahren und Speicheranordnung | |
| CN110071727B (zh) | 编码方法、译码方法、纠错方法及装置 | |
| GB2226168B (en) | Error checking and correction in digital memory devices | |
| US7296212B1 (en) | Multi-dimensional irregular array codes and methods for forward error correction, and apparatuses and systems employing such codes and methods | |
| EP0147336B1 (de) | Fehlerkorrektur- und Detektionssystem | |
| JPH11283396A (ja) | メモリ装置 | |
| WO2011150152A1 (en) | Outer code protection for solid state memory devices | |
| KR20060029495A (ko) | 리드-솔로몬 부호의 복호 장치 및 방법 | |
| US20030188248A1 (en) | Apparatus for iterative hard-decision forward error correction decoding | |
| CN100488057C (zh) | 数字信号的优化交织 | |
| US6360347B1 (en) | Error correction method for a memory device | |
| KR100617769B1 (ko) | 채널 부호화 장치 및 방법 | |
| US5809042A (en) | Interleave type error correction method and apparatus | |
| KR100293066B1 (ko) | Ecc 회로를 갖는 멀티 레벨 메모리 디바이스 | |
| US6584594B1 (en) | Data pre-reading and error correction circuit for a memory device | |
| JPH11213692A5 (de) | ||
| JPH1173797A (ja) | 記憶装置 | |
| US7254771B1 (en) | Error-erasure decoding of interleaved reed-solomon code |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| UEP | Publication of translation of european patent specification | ||
| REN | Ceased due to non-payment of the annual fee |