DE69526279T2 - Flexible Fehlerkorrekturcode/Paritätsbit-Architektur - Google Patents
Flexible Fehlerkorrekturcode/Paritätsbit-ArchitekturInfo
- Publication number
- DE69526279T2 DE69526279T2 DE69526279T DE69526279T DE69526279T2 DE 69526279 T2 DE69526279 T2 DE 69526279T2 DE 69526279 T DE69526279 T DE 69526279T DE 69526279 T DE69526279 T DE 69526279T DE 69526279 T2 DE69526279 T2 DE 69526279T2
- Authority
- DE
- Germany
- Prior art keywords
- memory array
- error correcting
- internal memory
- codeword
- error correction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US20078694A | 1994-02-22 | 1994-02-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE69526279D1 DE69526279D1 (de) | 2002-05-16 |
DE69526279T2 true DE69526279T2 (de) | 2002-10-02 |
Family
ID=22743178
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69526279T Expired - Fee Related DE69526279T2 (de) | 1994-02-22 | 1995-01-30 | Flexible Fehlerkorrekturcode/Paritätsbit-Architektur |
Country Status (7)
Country | Link |
---|---|
US (1) | US5966389A (de) |
EP (1) | EP0668561B1 (de) |
JP (1) | JPH07254300A (de) |
KR (1) | KR100382255B1 (de) |
AT (1) | ATE216096T1 (de) |
DE (1) | DE69526279T2 (de) |
TW (1) | TW399169B (de) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE9601606D0 (sv) * | 1996-04-26 | 1996-04-26 | Ericsson Telefon Ab L M | Sätt vid radiotelekommunikationssystem |
JP3945602B2 (ja) * | 1998-04-14 | 2007-07-18 | 富士通株式会社 | 訂正検査方法及び訂正検査装置 |
KR100665442B1 (ko) * | 2000-12-29 | 2007-01-04 | 엘지전자 주식회사 | 에러정정용 메모리 제어장치 및 방법 |
US20030023922A1 (en) * | 2001-07-25 | 2003-01-30 | Davis James A. | Fault tolerant magnetoresistive solid-state storage device |
US7036068B2 (en) * | 2001-07-25 | 2006-04-25 | Hewlett-Packard Development Company, L.P. | Error correction coding and decoding in a solid-state storage device |
US6981196B2 (en) * | 2001-07-25 | 2005-12-27 | Hewlett-Packard Development Company, L.P. | Data storage method for use in a magnetoresistive solid-state storage device |
US6973604B2 (en) * | 2002-03-08 | 2005-12-06 | Hewlett-Packard Development Company, L.P. | Allocation of sparing resources in a magnetoresistive solid-state storage device |
US20030172339A1 (en) * | 2002-03-08 | 2003-09-11 | Davis James Andrew | Method for error correction decoding in a magnetoresistive solid-state storage device |
JP2005327437A (ja) | 2004-04-12 | 2005-11-24 | Nec Electronics Corp | 半導体記憶装置 |
US20070061669A1 (en) * | 2005-08-30 | 2007-03-15 | Major Karl L | Method, device and system for detecting error correction defects |
EP2188505B1 (de) * | 2007-08-31 | 2019-05-15 | Unifrax I LLC | Montageunterlange für abgasverarbeitungsvorrichtung und abgasverarbeitungsvorrichtung |
US7814300B2 (en) | 2008-04-30 | 2010-10-12 | Freescale Semiconductor, Inc. | Configurable pipeline to process an operation at alternate pipeline stages depending on ECC/parity protection mode of memory access |
US20090276587A1 (en) * | 2008-04-30 | 2009-11-05 | Moyer William C | Selectively performing a single cycle write operation with ecc in a data processing system |
GB201114831D0 (en) * | 2011-08-26 | 2011-10-12 | Univ Oxford Brookes | Circuit with error correction |
US9529547B2 (en) | 2011-10-21 | 2016-12-27 | Freescale Semiconductor, Inc. | Memory device and method for organizing a homogeneous memory |
KR102002925B1 (ko) | 2012-11-01 | 2019-07-23 | 삼성전자주식회사 | 메모리 모듈, 그것을 포함하는 메모리 시스템, 그것의 구동 방법 |
KR101439815B1 (ko) * | 2013-03-08 | 2014-09-11 | 고려대학교 산학협력단 | 메모리에서의 에러 정정 처리 회로 및 에러 정정 처리 방법 |
CN105340022B (zh) | 2013-06-24 | 2019-11-12 | 美光科技公司 | 用于校正数据错误的电路、设备及方法 |
CN103700396B (zh) * | 2013-12-03 | 2016-06-01 | 中国航天科技集团公司第九研究院第七七一研究所 | 一种面向sram的抗seu错误累积的控制器及方法 |
US9852024B2 (en) * | 2016-04-19 | 2017-12-26 | Winbond Electronics Corporation | Apparatus and method for read time control in ECC-enabled flash memory |
US10691533B2 (en) | 2017-12-12 | 2020-06-23 | Micron Technology, Inc. | Error correction code scrub scheme |
CN114203228B (zh) * | 2020-09-18 | 2023-09-15 | 长鑫存储技术有限公司 | 存储器 |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3243774A (en) * | 1962-07-12 | 1966-03-29 | Honeywell Inc | Digital data werror detection and correction apparatus |
US3387261A (en) * | 1965-02-05 | 1968-06-04 | Honeywell Inc | Circuit arrangement for detection and correction of errors occurring in the transmission of digital data |
US3648239A (en) * | 1970-06-30 | 1972-03-07 | Ibm | System for translating to and from single error correction-double error detection hamming code and byte parity code |
US3825893A (en) * | 1973-05-29 | 1974-07-23 | Ibm | Modular distributed error detection and correction apparatus and method |
US3836957A (en) * | 1973-06-26 | 1974-09-17 | Ibm | Data storage system with deferred error detection |
US4506362A (en) * | 1978-12-22 | 1985-03-19 | Gould Inc. | Systematic memory error detection and correction apparatus and method |
US4360915A (en) * | 1979-02-07 | 1982-11-23 | The Warner & Swasey Company | Error detection means |
US5177743A (en) * | 1982-02-15 | 1993-01-05 | Hitachi, Ltd. | Semiconductor memory |
US4450562A (en) * | 1982-03-26 | 1984-05-22 | Rca Corporation | Two level parity error correction system |
US4651321A (en) * | 1983-08-29 | 1987-03-17 | Amdahl Corporation | Apparatus for reducing storage necessary for error correction and detection in data processing machines |
DE3379192D1 (en) * | 1983-12-19 | 1989-03-16 | Itt Ind Gmbh Deutsche | Correction method for symbol errors in video/teletext signals |
JPS61134988A (ja) * | 1984-12-04 | 1986-06-23 | Toshiba Corp | 半導体メモリにおける誤り検出訂正機能制御系 |
US4852100A (en) * | 1986-10-17 | 1989-07-25 | Amdahl Corporation | Error detection and correction scheme for main storage unit |
JPH01171199A (ja) * | 1987-12-25 | 1989-07-06 | Mitsubishi Electric Corp | 半導体メモリ |
US4995041A (en) * | 1989-02-03 | 1991-02-19 | Digital Equipment Corporation | Write back buffer with error correcting capabilities |
US5195099A (en) * | 1989-04-11 | 1993-03-16 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device having improved error correcting circuit |
JPH0387000A (ja) * | 1989-08-30 | 1991-04-11 | Mitsubishi Electric Corp | 半導体記憶装置 |
US5331645A (en) * | 1990-01-17 | 1994-07-19 | Integrated Device Technology, Inc. | Expandable digital error detection and correction device |
US5127014A (en) * | 1990-02-13 | 1992-06-30 | Hewlett-Packard Company | Dram on-chip error correction/detection |
US5043943A (en) * | 1990-06-18 | 1991-08-27 | Motorola, Inc. | Cache memory with a parity write control circuit |
JP2549209B2 (ja) * | 1991-01-23 | 1996-10-30 | 株式会社東芝 | 半導体記憶装置 |
JPH05225798A (ja) * | 1991-08-14 | 1993-09-03 | Internatl Business Mach Corp <Ibm> | メモリシステム |
US5313475A (en) * | 1991-10-31 | 1994-05-17 | International Business Machines Corporation | ECC function with self-contained high performance partial write or read/modify/write and parity look-ahead interface scheme |
-
1995
- 1995-01-30 DE DE69526279T patent/DE69526279T2/de not_active Expired - Fee Related
- 1995-01-30 AT AT95101257T patent/ATE216096T1/de not_active IP Right Cessation
- 1995-01-30 EP EP95101257A patent/EP0668561B1/de not_active Expired - Lifetime
- 1995-02-18 TW TW084101504A patent/TW399169B/zh not_active IP Right Cessation
- 1995-02-21 JP JP7032569A patent/JPH07254300A/ja active Pending
- 1995-02-22 KR KR1019950003425A patent/KR100382255B1/ko not_active IP Right Cessation
-
1996
- 1996-02-20 US US08/603,409 patent/US5966389A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR950033822A (ko) | 1995-12-26 |
KR100382255B1 (ko) | 2003-08-06 |
DE69526279D1 (de) | 2002-05-16 |
JPH07254300A (ja) | 1995-10-03 |
EP0668561A3 (de) | 1996-04-10 |
US5966389A (en) | 1999-10-12 |
ATE216096T1 (de) | 2002-04-15 |
EP0668561A2 (de) | 1995-08-23 |
EP0668561B1 (de) | 2002-04-10 |
TW399169B (en) | 2000-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69526279D1 (de) | Flexible Fehlerkorrekturcode/Paritätsbit-Architektur | |
KR960003094B1 (ko) | 프로덕트 코드를 디코딩하는 디코더 및 방법 | |
US5719884A (en) | Error correction method and apparatus based on two-dimensional code array with reduced redundancy | |
US7278085B1 (en) | Simple error-correction codes for data buffers | |
EP0026516B1 (de) | Apparat zur Behandlung eines Datenstroms mit Hilfe eines fehlerkorrigierenden, stetigen Codes und zur Feststellung eines nicht wiedergutzumachenden Fehlers bei dieser Behandlung | |
US5537429A (en) | Error-correcting method and decoder using the same | |
DE69932962D1 (de) | Kodierungsverfahren und Speicheranordnung | |
CN1012400B (zh) | 错误校正电路 | |
US20030188253A1 (en) | Method for iterative hard-decision forward error correction decoding | |
GB2226168B (en) | Error checking and correction in digital memory devices | |
CA2056884A1 (en) | Concatenated coding method and apparatus with errors and erasures decoding | |
US5748652A (en) | Apparatus for detecting and correcting cyclic redundancy check errors | |
JPH11283396A (ja) | メモリ装置 | |
US7296212B1 (en) | Multi-dimensional irregular array codes and methods for forward error correction, and apparatuses and systems employing such codes and methods | |
KR100617769B1 (ko) | 채널 부호화 장치 및 방법 | |
WO2011150152A1 (en) | Outer code protection for solid state memory devices | |
US20030188248A1 (en) | Apparatus for iterative hard-decision forward error correction decoding | |
JP3283130B2 (ja) | ディジタルデータ符号化及び復号化方法並びにこれらの方法を実施するための装置 | |
US6360347B1 (en) | Error correction method for a memory device | |
US5809042A (en) | Interleave type error correction method and apparatus | |
US7102549B1 (en) | Method and apparatus for programmable codeword encoding and decoding using truncated codewords | |
KR100293066B1 (ko) | Ecc 회로를 갖는 멀티 레벨 메모리 디바이스 | |
JPH1173797A (ja) | 記憶装置 | |
US8176395B2 (en) | Memory module and writing and reading method thereof | |
US7254771B1 (en) | Error-erasure decoding of interleaved reed-solomon code |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |