ATE145290T1 - Fliessband-gleitkomma-addierer für digitalrechner - Google Patents

Fliessband-gleitkomma-addierer für digitalrechner

Info

Publication number
ATE145290T1
ATE145290T1 AT90300878T AT90300878T ATE145290T1 AT E145290 T1 ATE145290 T1 AT E145290T1 AT 90300878 T AT90300878 T AT 90300878T AT 90300878 T AT90300878 T AT 90300878T AT E145290 T1 ATE145290 T1 AT E145290T1
Authority
AT
Austria
Prior art keywords
fraction
floating
result
aligning
complement
Prior art date
Application number
AT90300878T
Other languages
English (en)
Inventor
Tryggve Fossum
William R Grundmann
Muhammad S Haq
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Application granted granted Critical
Publication of ATE145290T1 publication Critical patent/ATE145290T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49936—Normalisation mentioned as feature only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G06F7/49952—Sticky bit
AT90300878T 1989-02-03 1990-01-29 Fliessband-gleitkomma-addierer für digitalrechner ATE145290T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/306,343 US4994996A (en) 1989-02-03 1989-02-03 Pipelined floating point adder for digital computer

Publications (1)

Publication Number Publication Date
ATE145290T1 true ATE145290T1 (de) 1996-11-15

Family

ID=23184866

Family Applications (1)

Application Number Title Priority Date Filing Date
AT90300878T ATE145290T1 (de) 1989-02-03 1990-01-29 Fliessband-gleitkomma-addierer für digitalrechner

Country Status (7)

Country Link
US (1) US4994996A (de)
EP (1) EP0381403B1 (de)
JP (1) JPH02232723A (de)
AT (1) ATE145290T1 (de)
AU (1) AU628969B2 (de)
CA (1) CA1324217C (de)
DE (1) DE69029098T2 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5111421A (en) * 1990-02-26 1992-05-05 General Electric Company System for performing addition and subtraction of signed magnitude floating point binary numbers
KR920008271B1 (ko) * 1990-04-03 1992-09-26 정호선 신경회로망을 이용한 부동소수점방식 가산기회로
JP2508912B2 (ja) * 1990-10-31 1996-06-19 日本電気株式会社 浮動小数点加算装置
US5809292A (en) * 1990-11-13 1998-09-15 International Business Machines Corporation Floating point for simid array machine
EP0551531A1 (de) * 1991-12-20 1993-07-21 International Business Machines Corporation Gerät zur Ausführung von Addierungs-/Substrahierungsoperationen auf IEEE-Standard-Gleitkommazahlen
US5408426A (en) * 1992-03-17 1995-04-18 Hitachi, Ltd. Arithmetic unit capable of performing concurrent operations for high speed operation
US5423051A (en) * 1992-09-24 1995-06-06 International Business Machines Corporation Execution unit with an integrated vector operation capability
GB2274730B (en) * 1993-01-30 1997-05-28 Motorola Inc A mantissa addition system for a floating point adder
US5459681A (en) * 1993-12-20 1995-10-17 Motorola, Inc. Special functions arithmetic logic unit method and apparatus
JPH0816364A (ja) * 1994-04-26 1996-01-19 Nec Corp カウンタ回路とそれを用いたマイクロプロセッサ
US5471410A (en) * 1994-10-14 1995-11-28 International Business Machines Corporation Method and apparatus for sticky and leading one detection
US5550768A (en) * 1995-01-31 1996-08-27 International Business Machines Corporation Rounding normalizer for floating point arithmetic operations
US5757682A (en) * 1995-03-31 1998-05-26 International Business Machines Corporation Parallel calculation of exponent and sticky bit during normalization
JP3429927B2 (ja) * 1995-10-16 2003-07-28 三菱電機株式会社 浮動小数点演算装置の正規化回路装置
EP1291764A1 (de) * 1995-10-20 2003-03-12 Kabushiki Kaisha Toshiba Logische Schaltung und Verfahren zu deren Entwurf
US6154760A (en) * 1995-11-27 2000-11-28 Intel Corporation Instruction to normalize redundantly encoded floating point numbers
US6275839B1 (en) * 1998-09-22 2001-08-14 International Business Machines Corporation Method and system for immediate exponent normalization in a fast floating point adder
US6301594B1 (en) * 1999-03-11 2001-10-09 Sun Microsystems, Inc. Method and apparatus for high-speed exponent adjustment and exception generation for normalization of floating-point numbers
US6366943B1 (en) 1999-03-31 2002-04-02 Brian Martin Clinton Adder circuit with the ability to detect zero when rounding
KR100331846B1 (ko) * 1999-04-02 2002-04-09 박종섭 실수 연산기
GB2412986B (en) * 2001-03-14 2005-11-30 Micron Technology Inc Arithmetic pipeline
US6988119B2 (en) * 2001-06-29 2006-01-17 Intel Corporation Fast single precision floating point accumulator using base 32 system
US20030115169A1 (en) * 2001-12-17 2003-06-19 Hongzhuan Ye System and method for management of transcribed documents
US6990445B2 (en) * 2001-12-17 2006-01-24 Xl8 Systems, Inc. System and method for speech recognition and transcription

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4282582A (en) * 1979-06-04 1981-08-04 Sperry Rand Corporation Floating point processor architecture which performs subtraction with reduced number of guard bits
US4395758A (en) * 1979-12-10 1983-07-26 Digital Equipment Corporation Accelerator processor for a data processing system
JPS5776634A (en) * 1980-10-31 1982-05-13 Hitachi Ltd Digital signal processor
JPS5999542A (ja) * 1982-11-30 1984-06-08 Fujitsu Ltd 演算回路
JPS59188740A (ja) * 1983-04-11 1984-10-26 Hitachi Ltd フロ−テイング加算器
US4562553A (en) * 1984-03-19 1985-12-31 Analogic Corporation Floating point arithmetic system and method with rounding anticipation
JPS6125245A (ja) * 1984-07-12 1986-02-04 Nec Corp 丸め処理回路
US4698771A (en) * 1984-12-31 1987-10-06 Gte Communication Systems Corporation Adder circuit for encoded PCM samples
JPS61213927A (ja) * 1985-03-18 1986-09-22 Hitachi Ltd 浮動小数点演算処理装置
JPH0644225B2 (ja) * 1986-03-27 1994-06-08 日本電気株式会社 浮動小数点丸め正規化回路
US4800516A (en) * 1986-10-31 1989-01-24 Amdahl Corporation High speed floating-point unit
JPS63157233A (ja) * 1986-12-20 1988-06-30 Fujitsu Ltd 浮動小数点演算装置
JP2558669B2 (ja) * 1986-12-29 1996-11-27 松下電器産業株式会社 浮動小数点演算装置
JPS62187933A (ja) * 1987-02-06 1987-08-17 Hitachi Ltd 加減算装置
JPS63229521A (ja) * 1987-03-19 1988-09-26 Matsushita Electric Ind Co Ltd シフト回路
US4858165A (en) * 1987-06-19 1989-08-15 Digital Equipment Corporation Apparatus and method for acceleration of effective subtraction procedures by the approximation of the absolute value of the exponent argument difference
US4864527A (en) * 1987-08-24 1989-09-05 Victor Peng Apparatus and method for using a single carry chain for leading one detection and for "sticky" bit calculation

Also Published As

Publication number Publication date
EP0381403A2 (de) 1990-08-08
EP0381403B1 (de) 1996-11-13
AU628969B2 (en) 1992-09-24
AU5394890A (en) 1991-12-19
DE69029098D1 (de) 1996-12-19
US4994996A (en) 1991-02-19
CA1324217C (en) 1993-11-09
EP0381403A3 (de) 1992-04-01
JPH02232723A (ja) 1990-09-14
DE69029098T2 (de) 1997-06-12

Similar Documents

Publication Publication Date Title
ATE145290T1 (de) Fliessband-gleitkomma-addierer für digitalrechner
US4562553A (en) Floating point arithmetic system and method with rounding anticipation
CN101263467B (zh) 浮点规格化和反规格化
JP4500358B2 (ja) 演算処理装置および演算処理方法
EP0362580A3 (de) Antizipator für die Anzahl vorhergehender Nullen/Einsen
KR950029924A (ko) 부동 소수점점 덧셈/뺄셈 연산기의 반올림 방법 및 장치
US4644490A (en) Floating point data adder
KR100241076B1 (ko) 조정및정규화클래스를구비한부동소수점승산및누산장치
KR900005284A (ko) 부동 소수점 승산용 스티키 비트 예측기
DE3066464D1 (en) Method of obtaining the result of a numerical calculation in floating-point representation with the number of exact significant digits, and numerical calculating device for carrying out this method
KR890004307B1 (ko) 부동소수점 가감산 장치
KR880008143A (ko) 부동소수점 연산장치
US5103418A (en) Dangerous range detector for floating point adder
EP0332215B1 (de) Operationsschaltung für auf die Fliesskommadarstellung basierenden Operanden
CA2215719C (en) Sticky bit determination in floating point arithmetic system
JP2723707B2 (ja) 正規化回路
JPH06250820A (ja) 浮動小数点加算器における指数アンダフローおよびオーバフローの検出方法および装置
JP2622012B2 (ja) シフト回路
JP3295949B2 (ja) 浮動小数点演算方式とその装置
JP2801472B2 (ja) 浮動小数点演算装置
GB1226127A (de)
JPS6359170B2 (de)
JPH0475541B2 (de)
KR20010018956A (ko) 부동소수점 병렬 반올림 방법 및 연산장치
GB1226126A (de)