WO2023095616A1 - 半導体集積回路装置 - Google Patents

半導体集積回路装置 Download PDF

Info

Publication number
WO2023095616A1
WO2023095616A1 PCT/JP2022/041730 JP2022041730W WO2023095616A1 WO 2023095616 A1 WO2023095616 A1 WO 2023095616A1 JP 2022041730 W JP2022041730 W JP 2022041730W WO 2023095616 A1 WO2023095616 A1 WO 2023095616A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistors
transistor
wiring
power supply
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2022/041730
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
寿雄 日野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Socionext Inc
Original Assignee
Socionext Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Socionext Inc filed Critical Socionext Inc
Priority to JP2023563604A priority Critical patent/JPWO2023095616A1/ja
Priority to CN202280078935.4A priority patent/CN118318295A/zh
Publication of WO2023095616A1 publication Critical patent/WO2023095616A1/ja
Priority to US18/668,988 priority patent/US20240304629A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • H10D84/859Complementary IGFETs, e.g. CMOS comprising both N-type and P-type wells, e.g. twin-tub
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0186Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90Masterslice integrated circuits
    • H10D84/903Masterslice integrated circuits comprising field effect technology
    • H10D84/907CMOS gate arrays
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10Integrated device layouts
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/40Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/427Power or ground buses

Definitions

  • the contact 261 connecting the metal wiring 251 corresponding to the input node A and the gate wiring 231 is located at the grid line g1.
  • a contact 262 connecting metal wiring 252 corresponding to input node B and gate wiring 232 is located at grid line g2.
  • a contact 263 connecting the metal wiring 253 corresponding to the input node C and the gate wiring 233 is located at the grid line g1.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
PCT/JP2022/041730 2021-11-29 2022-11-09 半導体集積回路装置 Ceased WO2023095616A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2023563604A JPWO2023095616A1 (https=) 2021-11-29 2022-11-09
CN202280078935.4A CN118318295A (zh) 2021-11-29 2022-11-09 半导体集成电路装置
US18/668,988 US20240304629A1 (en) 2021-11-29 2024-05-20 Semiconductor integrated circuit device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2021193046 2021-11-29
JP2021-193046 2021-11-29

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US18/668,988 Continuation US20240304629A1 (en) 2021-11-29 2024-05-20 Semiconductor integrated circuit device

Publications (1)

Publication Number Publication Date
WO2023095616A1 true WO2023095616A1 (ja) 2023-06-01

Family

ID=86539457

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2022/041730 Ceased WO2023095616A1 (ja) 2021-11-29 2022-11-09 半導体集積回路装置

Country Status (4)

Country Link
US (1) US20240304629A1 (https=)
JP (1) JPWO2023095616A1 (https=)
CN (1) CN118318295A (https=)
WO (1) WO2023095616A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021075540A1 (ja) * 2019-10-18 2021-04-22 株式会社ソシオネクスト 半導体集積回路装置

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10154756A (ja) * 1996-11-26 1998-06-09 Hitachi Ltd セルライブラリおよび半導体装置
JP2005259905A (ja) * 2004-03-10 2005-09-22 Oki Electric Ind Co Ltd 半導体集積回路及びその修正方法
JP2009088370A (ja) * 2007-10-02 2009-04-23 Renesas Technology Corp 半導体装置の設計方法および半導体装置
JP2010039817A (ja) * 2008-08-06 2010-02-18 Nec Electronics Corp 信頼性検証用ライブラリ生成方法及びそのプログラム
JP2011049477A (ja) * 2009-08-28 2011-03-10 Sony Corp 半導体集積回路
WO2017145906A1 (ja) * 2016-02-25 2017-08-31 株式会社ソシオネクスト 半導体集積回路装置
WO2017191799A1 (ja) * 2016-05-06 2017-11-09 株式会社ソシオネクスト 半導体集積回路装置
JP2018067693A (ja) * 2016-10-21 2018-04-26 株式会社ソシオネクスト 半導体装置
JP2019114641A (ja) * 2017-12-22 2019-07-11 ルネサスエレクトロニクス株式会社 半導体装置
WO2021111604A1 (ja) * 2019-12-05 2021-06-10 株式会社ソシオネクスト 半導体装置

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10154756A (ja) * 1996-11-26 1998-06-09 Hitachi Ltd セルライブラリおよび半導体装置
JP2005259905A (ja) * 2004-03-10 2005-09-22 Oki Electric Ind Co Ltd 半導体集積回路及びその修正方法
JP2009088370A (ja) * 2007-10-02 2009-04-23 Renesas Technology Corp 半導体装置の設計方法および半導体装置
JP2010039817A (ja) * 2008-08-06 2010-02-18 Nec Electronics Corp 信頼性検証用ライブラリ生成方法及びそのプログラム
JP2011049477A (ja) * 2009-08-28 2011-03-10 Sony Corp 半導体集積回路
WO2017145906A1 (ja) * 2016-02-25 2017-08-31 株式会社ソシオネクスト 半導体集積回路装置
WO2017191799A1 (ja) * 2016-05-06 2017-11-09 株式会社ソシオネクスト 半導体集積回路装置
JP2018067693A (ja) * 2016-10-21 2018-04-26 株式会社ソシオネクスト 半導体装置
JP2019114641A (ja) * 2017-12-22 2019-07-11 ルネサスエレクトロニクス株式会社 半導体装置
WO2021111604A1 (ja) * 2019-12-05 2021-06-10 株式会社ソシオネクスト 半導体装置

Also Published As

Publication number Publication date
JPWO2023095616A1 (https=) 2023-06-01
CN118318295A (zh) 2024-07-09
US20240304629A1 (en) 2024-09-12

Similar Documents

Publication Publication Date Title
US10600784B2 (en) Semiconductor integrated circuit and logic circuit
JP7376805B2 (ja) 半導体集積回路装置
JP7640861B2 (ja) 半導体集積回路装置
US20210320065A1 (en) Semiconductor integrated circuit device
JPWO2018042986A1 (ja) 半導体集積回路装置
WO2022186012A1 (ja) 半導体集積回路装置
JPH058585B2 (https=)
JP7817572B2 (ja) 半導体集積回路装置
US9373611B2 (en) Semiconductor integrated circuit device
JP2008078508A (ja) 半導体集積回路及び半導体集積回路の製造方法
WO2023095616A1 (ja) 半導体集積回路装置
WO2023248772A1 (ja) 半導体集積回路装置
US20250273567A1 (en) Semiconductor integrated circuit device
CN110326099B (zh) 半导体集成电路装置
JP2010192932A (ja) 標準セル、標準セルライブラリおよび半導体集積回路
WO2019116883A1 (ja) 半導体集積回路装置
WO2023053203A1 (ja) 半導体集積回路装置
JP7525802B2 (ja) 半導体集積回路装置
KR20230040391A (ko) 반도체 장치 및 그 레이아웃 방법
WO2024166906A1 (ja) 半導体集積回路装置
WO2024116853A1 (ja) 半導体集積回路装置
EP0495990A1 (en) Semiconductor device
WO2025141944A1 (ja) 半導体集積回路装置
JPH11135647A (ja) 半導体装置
WO2025211237A1 (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22898400

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2023563604

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 202280078935.4

Country of ref document: CN

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 22898400

Country of ref document: EP

Kind code of ref document: A1