WO2023077543A1 - 显示面板和显示装置 - Google Patents

显示面板和显示装置 Download PDF

Info

Publication number
WO2023077543A1
WO2023077543A1 PCT/CN2021/130135 CN2021130135W WO2023077543A1 WO 2023077543 A1 WO2023077543 A1 WO 2023077543A1 CN 2021130135 W CN2021130135 W CN 2021130135W WO 2023077543 A1 WO2023077543 A1 WO 2023077543A1
Authority
WO
WIPO (PCT)
Prior art keywords
terminal
layer
disposed
display
base substrate
Prior art date
Application number
PCT/CN2021/130135
Other languages
English (en)
French (fr)
Inventor
黄灿
鲜于文旭
张春鹏
Original Assignee
武汉华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 武汉华星光电半导体显示技术有限公司 filed Critical 武汉华星光电半导体显示技术有限公司
Priority to US17/615,078 priority Critical patent/US12048211B2/en
Publication of WO2023077543A1 publication Critical patent/WO2023077543A1/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/131—Interconnections, e.g. wiring lines or terminals
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/18—Tiled displays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/90—Assemblies of multiple devices comprising at least one organic light-emitting element
    • H10K59/95—Assemblies of multiple devices comprising at least one organic light-emitting element wherein all light-emitting elements are organic, e.g. assembled OLED displays

Definitions

  • the present application relates to the field of display technology, in particular to a display panel and a display device.
  • Ultra-large display screens can meet people's needs for long-distance viewing and large-scale information display. Due to cost considerations, current super-sized display screens are usually implemented using a splicing technology, that is, multiple sub-display screens are spliced together to form a super-sized display screen. However, when multiple display screens are spliced together, large black splicing gaps will appear at the splicing area, which seriously affects the display quality of super-sized display screens. In order to solve the black splicing gap at the splicing place, a borderless splicing display technology has emerged. Multiple displays are spliced and bound to the motherboard.
  • This technology requires binding terminals on each display to be bound to the motherboard. , and in order to achieve a good contact between the display screen and the motherboard, the film layer under the binding terminal can be removed by laser drilling to completely expose the binding terminal, but long-term laser drilling will damage the binding terminal. This leads to poor bonding between the display and the motherboard.
  • the present application provides a display panel and a display device to alleviate the technical problem of poor lapping between the display screen and the motherboard existing in the existing borderless splicing display technology.
  • An embodiment of the present application provides a display panel, including a driving backplane and a display component electrically connected to the driving backplane, and the display component includes:
  • each of the first binding terminals includes a first terminal portion and a plurality of second terminal portions, the first terminal portion is disposed on the base substrate away from the driving backplane On one side, a plurality of the second terminal portions are disposed in the base substrate;
  • each second terminal part is electrically connected to the first terminal part
  • the other end of each second terminal part is electrically connected to the driving backplane
  • a plurality of the second terminals The orthographic area of the portion on the base substrate is smaller than the orthographic area of the first terminal portion on the base substrate.
  • the base substrate includes a first substrate and a first barrier layer disposed on a side of the first substrate away from the driving backplane, and the first terminal portion set on the side of the first barrier layer away from the first substrate, the second terminal part is set in the first barrier layer, and the first substrate corresponds to the first binding terminal
  • the area is provided with openings.
  • the first barrier layer is provided with a plurality of through holes at intervals in the area corresponding to the first terminal part, and each of the second terminal parts fills the corresponding through hole .
  • the size range of the through hole is 2 microns to 5 microns.
  • the size of the opening is greater than or equal to the size of the first terminal portion.
  • the size of the first terminal portion is greater than 100 microns.
  • the display component further includes a driving circuit layer disposed on a side of the first binding terminal away from the base substrate, the driving circuit layer includes a plurality of signal lines, The signal lines are electrically connected to the corresponding first terminal portions.
  • the base substrate further includes an insulating protection layer covering the first terminal part and the first barrier layer, and the driving circuit layer includes:
  • a gate layer disposed on the gate insulating layer, including a gate and a gate signal scanning line;
  • a source-drain layer disposed on the interlayer insulating layer, including a source, a drain, and a data line;
  • the plurality of signal lines include the gate signal lines and the data lines.
  • the first terminal part and the plurality of second terminal parts are integrally arranged.
  • a second binding terminal is provided on a side of the driving backplane facing the display component, and the second binding terminal is electrically connected to the second terminal part.
  • the display panel provided in the embodiment of the present application, there are multiple display components, and the multiple display components are arranged in an array on the driving backplane.
  • An embodiment of the present application further provides a display device, which includes a casing and the display panel of one of the foregoing embodiments, the casing is formed with an accommodating cavity, and the display panel is disposed in the accommodating cavity.
  • a plurality of display components are arrayed on the driving backplane, each of the display components includes a base substrate and a plurality of first binding terminals, and each first binding The terminal includes a first terminal portion and a plurality of second terminal portions, the first terminal portion is disposed on the side of the base substrate away from the drive backplane, the plurality of second terminal portions are disposed in the base substrate, and each second terminal portion One end of each second terminal is electrically connected to the first terminal part, and the other end of each second terminal part is electrically connected to the driving backplane, and the orthographic projection area of the plurality of second terminal parts on the base substrate is smaller than that of the first terminal part on the substrate
  • the orthographic projection area on the substrate enables multiple second terminals to be arranged in a dense and spaced columnar structure, which reduces damage to the second terminals during laser drilling and improves the connection between the first binding terminal and the drive backplane.
  • the reliability of the bonding solves the problem of poor lapping
  • FIG. 1 is a schematic top view structural diagram of a display panel provided by an embodiment of the present application.
  • FIG. 2 is a partial cross-sectional structural schematic diagram of a display panel provided by an embodiment of the present application.
  • FIG. 3 is a schematic diagram of a first partial cross-sectional structure of a display component provided by an embodiment of the present application.
  • FIG. 4 is a schematic diagram of a second partial cross-sectional structure of a display component provided by an embodiment of the present application.
  • FIG. 5 is a schematic diagram of a third partial cross-sectional structure of a display component provided by an embodiment of the present application.
  • FIG. 6 is a schematic cross-sectional structure diagram of a display device provided by an embodiment of the present application.
  • Figure 1 is a schematic top view of the display panel provided by the embodiment of the present application.
  • the example provided shows the first partial cross-sectional structural schematic diagram of the assembly.
  • the display panel 100 includes a driving backplane 1 and a plurality of display components 2 arrayed on the driving backplane 1 .
  • Each of the display components 2 includes a base substrate 10 and a plurality of first binding terminals 11 disposed on a side facing the driving backplane 1 .
  • Each of the first binding terminals 11 includes a first terminal portion 111 and a plurality of second terminal portions 112, and the first terminal portion 111 is disposed on a side of the base substrate 10 away from the drive backplane 1 , a plurality of the second terminal portions 112 are arranged in the base substrate 10 , and the orthographic projection area of the plurality of the second terminal portions 112 on the base substrate 10 is smaller than that of the first terminal portion 111 Orthographic projection area on the base substrate 10 .
  • each second terminal portion 112 is electrically connected to the first terminal portion 111, and the other end of each second terminal portion 112 is electrically connected to the drive backplane 1, so that each of the The display component 2 is electrically connected to the driving backplane 1 through a plurality of the first binding terminals 11 .
  • each of the display components 2 also includes a plurality of signal lines (such as the data line 253 shown in FIG. 2 and the data line 253 shown in FIG.
  • each of the signal lines is respectively electrically connected to the corresponding first binding terminal 11, more specifically, each of the signal lines is respectively connected to the corresponding first binding terminal
  • the first terminal part 111 of the terminal 11 is electrically connected to enable the driving backplane 1 to provide a signal to the corresponding signal line through the first binding terminal 11 .
  • the film layer structure of the display assembly 2 will be described in detail below:
  • the base substrate 10 also includes a first substrate 12 and a first barrier layer 13 stacked, the first substrate 12 is set facing the drive backplane 1, and the first barrier layer 13 is set on The first substrate 12 is away from the side of the driving backplane 1, the first terminal part 111 is disposed on the side of the first barrier layer 13 away from the first substrate 12, and the second The terminal portion 112 is disposed in the first barrier layer 13, and the first substrate 12 is provided with an opening 121 in a region corresponding to the first binding terminal 11, so as to expose the second terminal portion 112, for to be electrically connected to the drive backplane 1 .
  • the opening 121 on the first substrate 12 can be formed by laser drilling, and the size of the opening 121 is greater than or equal to the size of the first terminal part 111, so that the first tie The fixed terminals 11 are in better contact with the drive backplane 1 .
  • the present application is not limited thereto, and the size of the opening 121 in the present application may also be smaller than the size of the first terminal portion 111 .
  • the size of the first terminal part 111 is greater than 100 microns, so that the contact area of the formed first bonding terminal 11 and the driving backplane 1 is large enough to improve the first bonding The stability of the binding between the terminal 11 and the drive backplane 1 .
  • the size of the first terminal portion 111 refers to the diameter or side length of the first terminal portion 111, which depends on the cross-sectional shape of the first terminal portion 111.
  • the cross-sectional shape of the first terminal portion 111 in this application The shape includes circle, square, etc.
  • the size of the first terminal part 111 refers to the diameter of the first terminal part 111;
  • the size of the first terminal portion 111 refers to the side length of the first terminal portion 111 .
  • the definition of the size of the opening 121 is the same as that of the first terminal portion 111 , depending on the cross-sectional shape of the opening 121 , and the cross-sectional shape of the opening 121 is related to the cross-sectional shape of the first terminal portion 111 .
  • the first barrier layer 13 is provided with a plurality of through holes 131 at intervals in the region corresponding to the first terminal portion 111, and each of the second terminal portions 112 fills the corresponding through hole 131, so as to
  • the plurality of second terminal portions 112 are arranged in a dense and spaced columnar structure, that is, the plurality of second terminal portions 112 are in a pin-like structure, so that the plurality of second terminal portions 112 are arranged on the lining
  • the orthographic area of the base substrate 10 is smaller than the orthographic area of the first terminal part 111 on the base substrate 10 .
  • the binding of the laser on the first substrate 12 can be reduced. damage to the fixing terminal 11, so as to improve the reliability of the binding between the first binding terminal 11 and the driving backplane 1, and avoid poor bonding between the display assembly 2 and the driving backplane 1, thereby It solves the problem of poor overlap between the display screen and the motherboard existing in the existing borderless splicing display technology.
  • the size of the through hole 131 ranges from 2 micrometers to 5 micrometers. Since the second terminal portion 112 is filled in the through hole 131, the size of the through hole 131 is also the size of each of the second terminal portions 112. The dimensions of the two terminal portions 112 . The size of each of the second terminal portions 112 is smaller than that of the first terminal portion 111, so a plurality of the second terminal portions 112 can be provided in an area corresponding to the first terminal portion 111, The greater the number of the second terminal portions 112 , the more favorable it is to reduce the damage of the laser to the first binding terminal 11 .
  • the size of the through hole 131 refers to the diameter or side length of the through hole 131, which depends on the cross-sectional shape of the through hole 131.
  • the cross-sectional shape of the through hole 131 in this application includes circular, square, etc. , when the cross-sectional shape of the through hole 131 is circular, the size of the through hole 131 refers to the diameter of the through hole 131; when the cross-sectional shape of the through hole 131 is square, the through hole The size of 131 refers to the side length of the through hole 131 .
  • the cross-sectional shape of the through hole 131 is circular, the inner surface of the through hole 131 is more rounded, so that the conductive metal is filled in the through hole 131 to form the second terminal portion 112 , it is more conducive to the preparation of the second terminal portion 112 .
  • the first terminal part 111 and the plurality of second terminal parts 112 are integrally provided to form the first binding terminal 11 together, and the first binding terminal 11 can be used And the metal or alloy with low resistivity is prepared, such as MO, AL alloy, etc., to ensure the stability of the first binding terminal 11 and the reliability of the connection with the driving backplane 1 .
  • the base substrate 10 further includes an insulating protection layer covering the first terminal portion 111 and the first barrier layer 13, and the insulating protection layer may include 111 and the first barrier layer 13 include the second substrate 14 , the second barrier layer 15 covering the second substrate 14 , and the buffer layer 16 covering the second barrier layer 15 .
  • the first barrier layer 13, the second barrier layer 15, and the buffer layer 16 can be formed of inorganic materials such as silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiON), etc., to prevent Undesirable impurities or contaminants (such as moisture, oxygen, etc.) diffuse from said first substrate 12, said second substrate 14 into devices that may be damaged by these impurities or contaminants, of course,
  • the base substrate 10 of the present application is not limited thereto, and the base substrate 10 of the present application may include more or less inorganic film layers.
  • the materials of the first substrate 12 and the second substrate 14 include polyimide (Polyimide, PI) and other flexible film materials.
  • the buffer layer 16 can also provide a flat top surface to facilitate the preparation of other film structures on the base substrate 10 .
  • each of the display components 2 further includes a driving circuit layer 20 disposed on a side of the base substrate 10 away from the driving backplane 1 , and the driving circuit layer 20 includes a plurality of the signal lines.
  • the driving circuit layer 20 includes a semiconductor layer 21, a gate insulating layer 22, a gate layer 23, an interlayer insulating layer 24, and a source-drain layer 25, and the semiconductor layer 21 is disposed on the base substrate 10, more specifically, the semiconductor layer 21 is disposed on the buffer layer 16 of the insulating protection layer, the semiconductor layer 21 includes a channel region 211 and sources located on opposite sides of the channel region 211 Pole region 212 and drain region 213.
  • the gate insulating layer 22 covers the semiconductor layer 21 and the base substrate 10 .
  • the gate layer 23 is disposed on the gate insulating layer 22, and the gate layer 23 is patterned to form gates 231 and other signal lines such as gate scanning lines 232.
  • the gates 231 and the semiconductor layer The channel region 211 of 21 is provided correspondingly, and the gate scanning line 232 is electrically connected to the corresponding first terminal portion 111 .
  • the interlayer insulating layer 24 covers the gate layer 23 and the gate insulating layer 22 .
  • the source-drain layer 25 is disposed on the interlayer insulating layer 24, and the source-drain layer 25 is patterned to form other signal lines such as a source electrode 251, a drain electrode 252, and a data line 253.
  • the source electrode 251 The drain electrode 252 is electrically connected to the corresponding source region 212 and the drain region 213 of the semiconductor layer 21 , and the data line 253 is electrically connected to the corresponding first terminal portion 111 .
  • the multiple signal lines of the driving circuit layer 20 include the gate scanning lines 232 and the data lines 253 , and different signal lines are electrically connected to different first terminal portions 111 .
  • the interlayer insulating layer 24 is patterned to form a first via hole 241, and the first via hole 241 penetrates through the interlayer insulating layer 24, the gate insulating layer 22, the buffer layer 16,
  • the second barrier layer 15 , the second substrate 14 reach the first terminal portion 111 , so as to expose part of the first terminal portion 111 .
  • the data line 253 is electrically connected to the first terminal part 111 through the first via hole 241, and at the same time, the data line 253 is also electrically connected to the source 251 or the drain 252.
  • the electrical connection between the data line 253 and the source electrode 251 is taken as an example for illustration.
  • the second via hole 242 and the third via hole 243 are also formed by patterning the interlayer insulating layer 24, and the second via hole 242 has the same structure as the first via hole 241, that is, the second via hole 242 has the same structure as the first via hole 241.
  • the via hole 242 also penetrates through the interlayer insulating layer 24 , the gate insulating layer 22 , the buffer layer 16 , the second barrier layer 15 , the second substrate 14 until the first terminal portion 111 , so as to expose part of the first terminal portion 111 .
  • the third via hole 243 penetrates through the interlayer insulating layer 24 to the gate scan line 232 to expose a part of the gate scan line 232 .
  • the source-drain layer 25 also includes a signal transfer line 254 arranged on the same layer as the data line 253, and the signal transfer line 254 passes through the second via hole 242 and the third via hole 243 to communicate with the data line 253 respectively.
  • the first binding terminal 11 is electrically connected to the gate scan line 232 so that the gate scan line 232 is electrically connected to the first terminal part 111 .
  • the interlayer insulating layer 24 is patterned to form a plurality of fifth via holes 244, and the plurality of fifth via holes 244 all penetrate the interlayer insulating layer 24 and the gate insulating layer 22, to expose the source region 212 and the drain region 213 respectively.
  • the source 251 is electrically connected to the source region 212 through one of the fifth via holes 244
  • the drain 252 is electrically connected to the drain region 213 through the other fifth via hole 244 .
  • the "same layer setting" in this application means that in the preparation process, the film layer formed by the same material is patterned to obtain at least two different features, and the at least two different features are the same layer settings.
  • the signal transfer line 254 and the data line 253 in this embodiment are obtained by patterning the same conductive film layer, then the signal transfer line 254 and the data line 253 are arranged on the same layer.
  • the plurality of signal lines of the driving circuit layer 20 in the present application are not limited to the data lines 253 and the gate scanning lines 232, and the plurality of signal lines may also include VSS, VDD power lines and other Various signal lines for display or non-display, and different signal lines are electrically connected to different first terminal parts 111, that is, different signal lines are connected to different first binding terminals 11 electrical connections to obtain different signals.
  • the data line 253 is electrically connected to the corresponding first binding terminal 11 to obtain a source driving signal and provide it to the source 251;
  • the gate scan line 232 is connected to the corresponding first binding terminal 11.
  • the binding terminal 11 is electrically connected to obtain a gate scan signal and provide it to the gate 231 .
  • the driving circuit layer 20 further includes a planarization layer 26 covering the source-drain layer 25 and the interlayer insulating layer 24 .
  • the structure of the driving circuit layer 20 in the present application is not limited to that shown in this embodiment, the driving circuit layer 20 of the present application may also include more or fewer film layers, and the positional relationship of each film layer is not limited to this embodiment.
  • the gate layer 23 of the present application can also adopt a double gate structure, and the gate layer 23 can also be located under the semiconductor layer 21 to form a bottom gate structure.
  • FIG. 4 is a schematic diagram of a second partial cross-sectional structure of a display component provided by an embodiment of the present application.
  • the display component 2 further includes a light-emitting functional layer 30 disposed on the driving circuit layer 20, and the driving circuit layer 20 is used to provide driving for the light-emitting functional layer 30. voltage to make the light-emitting functional layer 30 emit light.
  • the display component 2 further includes an encapsulation layer 40 .
  • the light emitting functional layer 30 includes a pixel electrode 31 , a pixel definition layer 32 , a light emitting unit 33 and a cathode 34 .
  • the pixel electrode 31 is disposed on the planarization layer 26, and is electrically connected to the source electrode 251 or the drain electrode 252 through the via hole of the planarization layer 26.
  • the electrical connection between the data line 253 and the source electrode 251 is described as an example, and correspondingly, this embodiment is described by taking the electrical connection between the pixel electrode 31 and the drain electrode 252 as an example.
  • the pixel definition layer 32 is disposed on the pixel electrode 31 and the planarization layer 26, and the pixel definition layer 32 is patterned to form a pixel opening, and the pixel opening exposes part of the pixel electrode 31, so as to The installation area of the light emitting unit 33 is defined.
  • the light emitting unit 33 is formed by the light emitting material printed in the pixel opening of the pixel definition layer 32 , and the light emitting material of different colors forms the light emitting unit 33 of different colors.
  • the light-emitting unit 33 may include a red light-emitting unit formed by a red light-emitting material, a green light-emitting unit formed by a green light-emitting material, and a blue light-emitting unit formed by a blue light-emitting material.
  • the red light-emitting unit emits red light
  • the green light-emitting unit emits green light.
  • light, the blue light-emitting unit emits blue light.
  • the cathode 34 covers the light emitting unit 33 and the pixel definition layer 32 .
  • the light emitting unit 33 emits light under the joint action of the pixel electrode 31 and the cathode 34 , and the light emitting unit 33 of different colors emits light of different colors, thereby realizing the pixel display of the display component 2 .
  • the pixel electrode 31 may be a transparent electrode or a reflective electrode. If the pixel electrode 31 is a transparent electrode, the pixel electrode 31 may be made of, for example, indium tin oxide (ITO), indium zinc oxide (IZO), Formation of ZnO or In2O3. If the pixel electrode 31 is a reflective electrode, the pixel electrode 31 may include, for example, a reflective layer formed of Ag, Mg, Al, Pt, Pd, Au, Ni, Nd, Ir, Cr or a combination thereof and a reflective layer made of ITO , IZO, ZnO or In2O3 layer. However, the pixel electrode 31 is not limited thereto, and the pixel electrode 31 may be formed of various materials, and may also be formed in a single-layer or multi-layer structure.
  • the pixel electrode 31 is a transparent electrode or a reflective electrode depends on the light emitting direction of the display panel 100.
  • the pixel electrode 31 can be a transparent electrode or a reflective electrode.
  • the electrodes of course, when reflective electrodes are used, the utilization rate of light emitted by the light emitting unit 33 can be improved; when the display panel 100 adopts bottom emission, the pixel electrodes 31 use transparent electrodes to increase the transmittance of light.
  • the display panel 100 adopts top emission as an example for illustration.
  • the cathode 34 needs to be formed of a transparent conductive material.
  • the cathode 34 may be formed of transparent conductive oxide (Transparent Conductive Oxide, TCO) such as ITO, IZO, ZnO or In2O3.
  • TCO Transparent Conductive Oxide
  • the light emitting functional layer 30 may also include a hole injection layer (HIL) and a hole transport layer (HTL) disposed between the light emitting unit 33 and the pixel electrode 31; An electron injection layer (EIL) and an electron transport layer (ETL) between the light emitting unit 33 and the cathode 34 .
  • HIL hole injection layer
  • HTL hole transport layer
  • EIL electron injection layer
  • ETL electron transport layer
  • the hole injection layer receives the holes transmitted by the pixel electrode 31, and the holes are transmitted to the light emitting unit 33 through the hole transport layer, and the electron injection layer receives the electrons transmitted by the cathode 34, and the electrons are transmitted to the light emitting unit 33 through the electron transport layer, and the holes and The electrons combine at the position of the light emitting unit 33 to generate excitons, and the excitons transition from the excited state to the ground state to release energy and emit light.
  • the encapsulation layer 40 covers the light-emitting functional layer 30 and is used to protect the light-emitting unit 33 of the light-emitting functional layer 30 and prevent the light-emitting unit 33 from failing due to intrusion of water and oxygen.
  • the encapsulation layer 40 can be encapsulated with a thin film, for example, the encapsulation layer 40 can be a laminated structure formed by sequentially laminating three layers of thin films of a first inorganic encapsulation layer, an organic encapsulation layer, and a second inorganic encapsulation layer or more Multilayer laminated structure.
  • the display panel 100 includes a driving backplane 1 and a plurality of display components 2 arranged in an array on the driving backplane 1, that is, a plurality of the display components 2 are spliced and bound to each other. on the drive backplane 1.
  • a plurality of signal lines of each of the display components 2 are electrically connected to the driving backplane 1 through different first binding terminals 11, specifically, the driving backplane 1 corresponds to each of the display
  • the first binding terminal 11 of the component 2 is provided with a second binding terminal 50, and the second binding terminal 50 is electrically connected to the first binding terminal 11, so that the display component 2 and the The drive backplane 1 is electrically connected.
  • the driving backplane 1 is also provided with a driving chip (not shown in the figure), and the second binding terminal 50 is also electrically connected to the driving chip, so as to transmit the driving signal of the driving chip to the corresponding 2 of the display components.
  • each display component 2 does not need to reserve a frame area to set a driver chip and various binding wirings, so that after a plurality of display components 2 are spliced, there will be no gaps between adjacent display components 2. Large stitching gaps.
  • the first binding terminal 11 is set to include two parts: the first terminal part 111 and a plurality of the second terminal parts 112, and the first terminal part 111 is arranged on the first barrier layer 13
  • a plurality of second terminal portions 112 are arranged in the first barrier layer 13, so that the plurality of second terminal portions 112 are arranged in a dense and spaced columnar structure, and each of the second terminal portions 112
  • One end of each of the second terminal parts 112 is electrically connected to the first terminal part 111, and the other end of each second terminal part 112 is electrically connected to the driving backplane 1, so that the display assembly 2 and the driving backplane 1 are realized.
  • FIG. 5 is a schematic diagram of a third partial cross-sectional structure of a display component provided by an embodiment of the present application.
  • the gate scanning lines 232 are directly electrically connected to the corresponding first terminal portions 111 , so that there is no need to arrange signal transfer lines 254 in the source-drain layer 25 .
  • the gate insulating layer 22 is patterned to form a fourth via hole 221, and the fourth via hole 221 penetrates through the gate insulating layer 22, the buffer layer 16, the second barrier layer 15, the The second substrate 14 reaches the first terminal portion 111 to expose part of the first terminal portion 111, and the gate scan line 232 passes through the fourth via hole 221 and the first terminal portion 111 electrical connection.
  • the gate scan line 232 passes through the fourth via hole 221 and the first terminal portion 111 electrical connection.
  • FIG. 6 is a schematic cross-sectional structure diagram of a display device provided by an embodiment of the present application.
  • the display device 1000 includes a casing 200 and a display panel 100 according to one of the above-mentioned embodiments, the casing 200 is formed with an accommodating cavity 201 , and the display panel 100 is disposed in the accommodating cavity 201 .
  • the present application provides a display panel and a display device.
  • the display panel includes a driving backplane and a plurality of display components arrayed on the driving backplane, and each of the display components includes a base substrate and a plurality of first binding terminals.
  • each first binding terminal includes a first terminal portion and a plurality of second terminal portions, the first terminal portion is disposed on the side of the base substrate away from the drive backplane, and the plurality of second terminal portions are disposed in the base substrate , one end of each second terminal portion is electrically connected to the first terminal portion, the other end of each second terminal portion is electrically connected to the drive backplane, and the orthographic projection area of the plurality of second terminal portions on the base substrate is less than
  • the area of the orthographic projection of the first terminal portion on the base substrate makes a plurality of second terminal portions arranged in a dense and spaced columnar structure, which reduces the damage to the second terminal portion during laser drilling and improves the first terminal portion.
  • the reliability of the binding between the binding terminal and the driving backplane solves the problem of poor overlap between the display screen and the motherboard existing in the existing borderless splicing display technology.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

一种显示面板和显示装置；显示面板包括驱动背板（1）和多个显示组件（2），每个显示组件（2）的第一绑定端子（11）包括第一端子部（111）和多个第二端子部（112），第二端子部（112）的一端与第一端子部（111）电连接，另一端与驱动背板（1）电连接，且第二端子部（112）呈密集且间隔的柱状结构排布，以缓解现有无边框拼接显示技术存在的显示屏与母板之间搭接不良。

Description

显示面板和显示装置 技术领域
本申请涉及显示技术领域，尤其涉及一种显示面板和显示装置。
 背景技术
随着显示技术的不断发展，超大尺寸显示屏的应用越来越广泛，超大尺寸显示屏能够满足人们远距离观看、较大信息量显示等需求。出于成本的考虑，目前的超大尺寸显示屏通常采用拼接技术实现，即把多个子显示屏相互拼接形成超大尺寸显示屏。然而当多个显示屏拼接起来时，会在拼接处出现较大的黑色拼接缝隙，严重影响超大尺寸显示屏的显示品味。为了解决拼接处的黑色拼接缝隙，出现了无边框拼接显示技术，把多个显示屏相互拼接并绑定到母板上，该技术需在每个显示屏上设置绑定端子与母板绑定，而为了实现显示屏与母板之间的良好接触，可借助激光打孔把绑定端子下面的膜层去除以完全裸露出绑定端子，但长时间的激光打孔会损伤绑定端子，导致显示屏与母板之间出现搭接不良。
因此，现有无边框拼接显示技术存在的显示屏与母板之间搭接不良的问题需要解决。
 技术问题
本申请提供一种显示面板和显示装置，以缓解现有无边框拼接显示技术存在的显示屏与母板之间搭接不良的技术问题。
 技术解决方案
为解决上述问题，本申请提供的技术方案如下：
本申请实施例提供一种显示面板，包括驱动背板以及与所述驱动背板电连接的显示组件，所述显示组件包括：
衬底基板，面向所述驱动背板设置；以及
多个第一绑定端子，每个所述第一绑定端子包括第一端子部和多个第二端子部，所述第一端子部设置于所述衬底基板远离所述驱动背板的一侧，多个所述第二端子部设置于所述衬底基板内；
其中，每个所述第二端子部的一端与所述第一端子部电连接，每个所述第二端子部的另一端与所述驱动背板电连接，且多个所述第二端子部在所述衬底基板上的正投影面积小于所述第一端子部在所述衬底基板上的正投影面积。
在本申请实施例提供的显示面板中，所述衬底基板包括第一衬底以及设置于所述第一衬底远离所述驱动背板一侧的第一阻隔层，所述第一端子部设置于所述第一阻隔层远离所述第一衬底的一侧，所述第二端子部设置于所述第一阻隔层内，所述第一衬底在对应所述第一绑定端子的区域设置有开口。
在本申请实施例提供的显示面板中，所述第一阻隔层在对应所述第一端子部的区域间隔设置有多个通孔，每个所述第二端子部填充对应的所述通孔。
在本申请实施例提供的显示面板中，所述通孔的尺寸范围为2微米至5微米。
在本申请实施例提供的显示面板中，所述开口的尺寸大于或等于所述第一端子部的尺寸。
在本申请实施例提供的显示面板中，所述第一端子部的尺寸大于100微米。
在本申请实施例提供的显示面板中，所述显示组件还包括设置于所述第一绑定端子远离所述衬底基板一侧的驱动电路层，所述驱动电路层包括多个信号线，所述信号线与对应的所述第一端子部电连接。
在本申请实施例提供的显示面板中，所述衬底基板还包括覆于所述第一端子部以及所述第一阻隔层上的绝缘保护层，所述驱动电路层包括：
半导体层，设置于所述绝缘保护层上；
栅极绝缘层，覆于所述半导体层及所绝缘保护层上；
栅极层，设置于所述栅极绝缘层上，包括栅极和栅极信号扫描线；
层间绝缘层，覆于所述栅极层及所述栅极绝缘层上；
源漏极层，设置于所述层间绝缘层上，包括源极、漏极以及数据线；
其中，多个所述信号线包括所述栅极信号线和所述数据线。
在本申请实施例提供的显示面板中，所述第一端子部和多个所述第二端子部一体式设置。
在本申请实施例提供的显示面板中，所述驱动背板面向所述显示组件的一侧设置有第二绑定端子，所述第二绑定端子与所述第二端子部电连接。
在本申请实施例提供的显示面板中，所述显示组件的数量为多个，多个所述显示组件阵列排布在所述驱动背板上。
本申请实施例还提供一种显示装置，其包括壳体和前述实施例其中之一的显示面板，所述壳体形成有容纳腔，所述显示面板设置在所述容纳腔内。
 有益效果
本申请提供的显示面板和显示装置中多个显示组件阵列排布在所述驱动背板上，每个所述显示组件包括衬底基板和多个第一绑定端子，每个第一绑定端子包括第一端子部和多个第二端子部，第一端子部设置于衬底基板远离驱动背板的一侧，多个第二端子部设置于衬底基板内，每个第二端子部的一端与第一端子部电连接，每个第二端子部的另一端与驱动背板电连接，且多个第二端子部在衬底基板上的正投影面积小于第一端子部在衬底基板上的正投影面积，使多个第二端子部呈密集且间隔的柱状结构排布，减小了激光打孔时对第二端子部的损伤，提高了第一绑定端子与驱动背板绑定的可靠性，从而解决了现有无边框拼接显示技术存在的显示屏与母板之间搭接不良。
 附图说明
为了更清楚地说明实施例或现有技术中的技术方案，下面将对实施例或现有技术描述中所需要使用的附图作简单介绍，显而易见地，下面描述中的附图仅仅是发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为本申请实施例提供的显示面板的一种俯视结构示意图。
图2为本申请实施例提供的显示面板的部分剖面结构示意图。
图3为本申请实施例提供的显示组件的第一种部分剖面结构示意图。
图4为本申请实施例提供的显示组件的第二种部分剖面结构示意图。
图5为本申请实施例提供的显示组件的第三种部分剖面结构示意图。
图6为本申请实施例提供的显示装置的剖面结构示意图。
 本发明的实施方式
以下各实施例的说明是参考附加的图示，用以例示本申请可用以实施的特定实施例。本申请所提到的方向用语，例如[上]、[下]、[前]、[后]、[左]、[右]、[内]、[外]、[侧面]等，仅是参考附加图式的方向。因此，使用的方向用语是用以说明及理解本申请，而非用以限制本申请。在图中，结构相似的单元是用以相同标号表示。在附图中，为了清晰理解和便于描述，夸大了一些层和区域的厚度。即附图中示出的每个组件的尺寸和厚度是任意示出的，但是本申请不限于此。
请结合参照图1至图3，图1为本申请实施例提供的显示面板的一种俯视结构示意图，图2为本申请实施例提供的显示面板的部分剖面结构示意图，图3为本申请实施例提供的显示组件的第一种部分剖面结构示意图。所述显示面板100包括驱动背板1以及阵列排布在所述驱动背板1上的多个显示组件2。每个所述显示组件2包括面向所述驱动背板1的一侧设置的衬底基板10和多个第一绑定端子11。每个所述第一绑定端子11包括第一端子部111和多个第二端子部112，所述第一端子部111设置于所述衬底基板10远离所述驱动背板1的一侧，多个所述第二端子部112设置于所述衬底基板10内，且多个所述第二端子部112在所述衬底基板10上的正投影面积小于所述第一端子部111在所述衬底基板10上的正投影面积。
每个所述第二端子部112的一端与所述第一端子部111电连接，每个所述第二端子部112的另一端与所述驱动背板1电连接，进而使得每个所述显示组件2通过多个所述第一绑定端子11与所述驱动背板1电连接。同时每个所述显示组件2还包括设置于多个所述第一绑定端子11远离所述驱动背板1一侧的多个信号线（如图2示出的数据线253和图3示出的栅极扫描线232），每个所述信号线分别与对应的所述第一绑定端子11电连接，更具体地，每个所述信号线分别与对应的所述第一绑定端子11的所述第一端子部111电连接用于使所述驱动背板1通过所述第一绑定端子11给对应的所述信号线提供信号。
下面将具体阐述所述显示组件2的膜层结构：
具体地，所述衬底基板10还包括层叠设置第一衬底12、第一阻隔层13，所述第一衬底12面向所述驱动背板1设置，所述第一阻隔层13设置于所述第一衬底12远离所述驱动背板1的一侧，所述第一端子部111设置于所述第一阻隔层13远离所述第一衬底12的一侧，所述第二端子部112设置于所述第一阻隔层13内，所述第一衬底12在对应所述第一绑定端子11的区域设置有开口121，以裸露出所述第二端子部112，用于与所述驱动背板1电连接。
可选地，所述第一衬底12上的所述开口121可通过激光打孔形成，所述开口121的尺寸大于或等于所述第一端子部111的尺寸，以使所述第一绑定端子11与所述驱动背板1更好的接触。当然地，本申请不限于此，本申请的所述开口121的尺寸也可以小于所述第一端子部111的尺寸。
可选地，所述第一端子部111的尺寸大于100微米，使形成的所述第一绑定端子11的与所述驱动背板1的接触面积足够大，以提高所述第一绑定端子11与所述驱动背板1绑定的稳定性。其中所述第一端子部111的尺寸是指所述第一端子部111的直径或边长，具体取决于所述第一端子部111的截面形状，本申请所述第一端子部111的截面形状包括圆形、方形等，当所述第一端子部111的截面形状为圆形时，所述第一端子部111的尺寸即是指所述第一端子部111的直径；当所述第一端子部111的截面形状为方形时，所述第一端子部111的尺寸即是指所述第一端子部111的边长。而所述开口121尺寸的定义和所述第一端子部111相同，具体取决于所述开口121的截面形状，而所述开口121的截面形状与所述第一端子部111的截面形状相关。
可选地，所述第一阻隔层13在对应所述第一端子部111的区域间隔设置有多个通孔131，每个所述第二端子部112填充对应的所述通孔131，以使多个所述第二端子部112呈密集且间隔的柱状结构排布，也即多个所述第二端子部112呈pin状结构，如此多个所述第二端子部112在所述衬底基板10上的正投影面积小于所述第一端子部111在所述衬底基板10上的正投影面积。通过把所述第一端子部111设置呈密集且间隔的柱状结构排布，使得在对所述第一衬底12激光打孔形成所述开口121时，能够减小激光对所述第一绑定端子11的损伤，以提高所述第一绑定端子11与所述驱动背板1绑定的可靠性，避免所述显示组件2与所述驱动背板1之间的搭接不良，从而解决现有无边框拼接显示技术存在的显示屏与母板之间搭接不良的问题。
可选地，所述通孔131的尺寸范围为2微米至5微米，由于所述第二端子部112填充于所述通孔131，则所述通孔131的尺寸也即每个所述第二端子部112的尺寸。每个所述第二端子部112的尺寸相较于所述第一端子部111的尺寸较小，故可以在对应所述第一端子部111的区域设置很多个所述第二端子部112，所述第二端子部112的数量越多，越有利于减小激光对所述第一绑定端子11的损伤。
其中，所述通孔131的尺寸是指所述通孔131的直径或边长，具体取决于所述通孔131的截面形状，本申请所述通孔131的截面形状包括圆形、方形等，当所述通孔131的截面形状为圆形时，所述通孔131的尺寸即是指所述通孔131的直径；当所述通孔131的截面形状为方形时，所述通孔131的尺寸即是指所述通孔131的边长。可以理解的是，当所述通孔131的截面形状为圆形时，所述通孔131的内表面更圆滑，如此把导电金属填充在所述通孔131内形成所述第二端子部112时，则更利于所述第二端子部112的制备。
可选地，所述第一端子部111和多个所述第二端子部112一体式设置，一块形成所述第一绑定端子11，所述第一绑定端子11可使用抗氧化性强且电阻率低的金属或合金制备，如MO、AL合金等，以保证所述第一绑定端子11的稳定性以及与所述驱动背板1连接的可靠性。
可选地，所述衬底基板10还包括覆于所述第一端子部111以及所述第一阻隔层13上的绝缘保护层，所述绝缘保护层可包括覆于所述第一端子部111以及所述第一阻隔层13上的包括第二衬底14、覆于所述第二衬底14上的第二阻隔层15以及覆于所述第二阻隔层15上的缓冲层16。其中所述第一阻隔层13、所述第二阻隔层15以及所述缓冲层16均可由氧化硅（SiOx）、氮化硅（SiNx）、氮氧化硅（SiON）等无机材料形成，以防止不期望的杂质或污染物（例如湿气、氧气等）从所述第一衬底12、所述第二衬底14扩散至可能因这些杂质或污染物而受损的器件中，当然地，本申请的所述衬底基板10不限于此，本申请的衬底基板10可包括更多或更少的无机膜层。而所述第一衬底12和所述第二衬底14的材料包括聚酰亚胺（Polyimide，PI）等柔性薄膜材料。同时所述缓冲层16还可以提供平坦的顶表面，以利于在所述衬底基板10上制备其他膜层结构。
具体地，每个所述显示组件2还包括设置于所述衬底基板10远离所述驱动背板1一侧的驱动电路层20，所述驱动电路层20包括多个所述信号线。
可选地，所述驱动电路层20包括半导体层21、栅极绝缘层22、栅极层23、层间绝缘层24以及源漏极层25，所述半导体层21设置于所述衬底基板10上，更具体地，所述半导体层21设置于所述绝缘保护层的所述缓冲层16上，所述半导体层21包括沟道区211以及位于所述沟道区211相对两侧的源极区212和漏极区213。所述栅极绝缘层22覆于所述半导体层21及所述衬底基板10上。所述栅极层23设置于所述栅极绝缘层22上，图案化所述栅极层23形成栅极231以及栅极扫描线232等其他信号线，所述栅极231与所述半导体层21的沟道区211对应设置，所述栅极扫描线232与对应的所述第一端子部111电连接。所述层间绝缘层24覆于所述栅极层23及所述栅极绝缘层22上。所述源漏极层25设置于所述层间绝缘层24上，图案化所述源漏极层25形成有源极251、漏极252以及数据线253等其他信号线，所述源极251和所述漏极252分别与对应的所述半导体层21的源极区212和漏极区213电连接，所述数据线253与对应的所述第一端子部111电连接。其中，所述驱动电路层20的多个所述信号线包括所述栅极扫描线232和所述数据线253，不同的所述信号线与不同的所述第一端子部111电连接。
具体地，所述层间绝缘层24图案化形成有第一过孔241，所述第一过孔241贯穿所述层间绝缘层24、所述栅极绝缘层22、所述缓冲层16、所述第二阻隔层15、所述第二衬底14直至所述第一端子部111，以裸露出部分所述第一端子部111。所述数据线253通过所述第一过孔241与所述第一端子部111电连接，同时所述数据线253还与所述源极251或所述漏极252电连接，本申请以所述数据线253与所述源极251电连接为例说明。
进一步地，所述层间绝缘层24图案化还形成有第二过孔242和第三过孔243，所述第二过孔242和所述第一过孔241结构相同，即所述第二过孔242也贯穿所述层间绝缘层24、所述栅极绝缘层22、所述缓冲层16、所述第二阻隔层15、所述第二衬底14直至所述第一端子部111，以裸露出部分所述第一端子部111。所述第三过孔243贯穿所述层间绝缘层24至所述栅极扫描线232，以裸露出部分所述栅极扫描线232。所述源漏极层25还包括与所述数据线253同层设置的信号转接线254，所述信号转接线254分别通过所述第二过孔242和所述第三过孔243与所述第一绑定端子11和所述栅极扫描线232电连接，以使所述栅极扫描线232与所述第一端子部111电连接。
进一步地，所述层间绝缘层24图案化还形成有多个第五过孔244，多个所述第五过孔244均贯穿所述层间绝缘层24以及所述栅极绝缘层22，以分别裸露出所述源极区212和所述漏极区213。所述源极251通过其中一个所述第五过孔244与所述源极区212电连接，所述漏极252通过另一个所述第五过孔244与所述漏极区213电连接。
需要说明的是，本申请中的“同层设置”是指在制备工艺中，将相同材料形成的膜层进行图案化处理得到至少两个不同的特征，则所述至少两个不同的特征同层设置。比如，本实施例的所述信号转接线254与所述数据线253由同一导电膜层进行图案化处理后得到，则所述信号转接线254与所述数据线253同层设置。
另外，本申请中所述驱动电路层20的多个所述信号线不限于所述数据线253和所述栅极扫描线232，多个所述信号线还可包括VSS、VDD电源线以及其他用于显示或非显示的各种信号线，且不同的所述信号线与不同的所述第一端子部111电连接，也即不同的所述信号线与不同的所述第一绑定端子11电连接，以获取不同的信号。比如，所述数据线253与对应的所述第一绑定端子11电连接，以获取源极驱动信号并提供给所述源极251；所述栅极扫描线232与对应的所述第一绑定端子11电连接，以获取栅极扫描信号并提供给所述栅极231。
同时为了给所述驱动电路层20提供平坦的表面，所述驱动电路层20还包括覆于所述源漏极层25以及所述层间绝缘层24上的平坦化层26。当然地，本申请中驱动电路层20的结构不限于本实施例示意的，本申请的驱动电路层20还可包括更多或更少的膜层，且各膜层的位置关系也不限于本实施例示意的，比如本申请的所述栅极层23还可采用双栅结构，且所述栅极层23还可位于所述半导体层21的下方，形成底栅结构。
可以理解的是，请结合参照图1至图4，图4为本申请实施例提供的显示组件的第二种部分剖面结构示意图。为了实现所述显示组件2的显示功能，所述显示组件2还包括设置在所述驱动电路层20上的发光功能层30，所述驱动电路层20用于给所述发光功能层30提供驱动电压，以使所述发光功能层30发光。而为了保护所述发光功能层30的可靠性，避免水氧入侵导致发光功能层30失效，所述显示组件2还包括封装层40。
具体地，所述发光功能层30包括像素电极31、像素定义层32、发光单元33以及阴极34。所述像素电极31设置在所述平坦化层26上，并通过所述平坦化层26的过孔与所述源极251或所述漏极252电连接，当然地，由于本实施例以所述数据线253与所述源极251电连接为例说明，则相对应地，本实施例以所述像素电极31与所述漏极252电连接为例说明。所述像素定义层32设置于所述像素电极31以及所述平坦化层26上，且所述像素定义层32图案化形成有像素开口，所述像素开口裸露出部分所述像素电极31，以定义出发光单元33的设置区域。
所述发光单元33是由打印在所述像素定义层32的像素开口内的发光材料形成，不同颜色的发光材料形成不同颜色的发光单元33。比如发光单元33可以包括由红色发光材料形成的红色发光单元，由绿色发光材料形成的绿色发光单元，由蓝色发光材料形成的蓝色发光单元，红色发光单元发出红光，绿色发光单元发出绿光，蓝色发光单元发出蓝光。
所述阴极34覆盖所述发光单元33以及所述像素定义层32。所述发光单元33在所述像素电极31和所述阴极34的共同作用下发光，不同颜色的发光单元33发射不同颜色的光，进而实现所述显示组件2的像素显示。
可选地，所述像素电极31可以是透明电极或反射电极，如果所述像素电极31是透明电极，则所述像素电极31可以由例如氧化铟锡(ITO)、氧化铟锌(IZO)、ZnO或In2O3 形成。如果所述像素电极31是反射电极，则所述像素电极31例如可以包括由Ag、Mg、Al、Pt、Pd、Au、Ni、Nd、Ir、Cr或它们的组合形成的反射层以及由 ITO、IZO、ZnO或In2O3形成的层。然而，像素电极31不限于此，像素电极31可以由各种材料形成，并且也可以形成为单层或多层结构。
需要说明的是，所述像素电极31具体是采用透明电极还是反射电极需取决于所述显示面板100的出光方向，当显示面板100采用顶发光时，所述像素电极31可以是透明电极或反射电极，当然地，采用反射电极时能够提高发光单元33发出光线的利用率；当显示面板100采用底发光时，所述像素电极31采用透明电极，以提高光线的透过率。本实施例以所述显示面板100采用顶发光为例说明，如此，为了提高光线的透过率，所述阴极34需采用透明导电材料形成。例如所述阴极34可由ITO、IZO、ZnO或In2O3等透明导电氧化物（Transparent Conductive Oxide，TCO）形成。
可选地，所述发光功能层30还可包括设置于所述发光单元33与所述像素电极31之间的空穴注入层(HIL)、空穴传输层(HTL)；以及设置于所述发光单元33与所述阴极34之间的电子注入层(EIL)、电子传输层(ETL)。空穴注入层接收像素电极31传输的空穴，空穴经由空穴传输层传输至发光单元33，电子注入层接收阴极34传输的电子，电子经由电子传输层传输至发光单元33，空穴和电子在发光单元33位置结合后产生激子，激子由激发态跃迁至基态释放能量并发光。
所述封装层40覆盖所述发光功能层30，用于保护所述发光功能层30的发光单元33，避免水氧入侵导致发光单元33失效。可选地，所述封装层40可采用薄膜封装，比如所述封装层40可以为由第一无机封装层、有机封装层、第二无机封装层三层薄膜依次层叠形成的叠层结构或更多层的叠层结构。
在本实施例，所述显示面板100包括驱动背板1以及阵列排布在所述驱动背板1上的多个显示组件2，也即多个所述显示组件2相互拼接并绑定在所述驱动背板1上。每个所述显示组件2的多个信号线分别通过不同的所述第一绑定端子11与所述驱动背板1电连接，具体地，所述驱动背板1在对应每个所述显示组件2的所述第一绑定端子11处设置有第二绑定端子50，所述第二绑定端子50和所述第一绑定端子11电连接，进而使得所述显示组件2与所述驱动背板1电连接。同时，所述驱动背板1上还设置有驱动芯片（图未示）等，所述第二绑定端子50还与所述驱动芯片电连接，以把所述驱动芯片的驱动信号传输给对应的所述显示组件2。
如此，通过把驱动芯片等外围电路设置在所述驱动背板1上，并在每个所述显示组件2上设置深孔和第一绑定端子11，使得所述显示组件2内的各所述信号线通过深孔与所述第一绑定端子11电连接，并通过对应的所述第二绑定端子50连接到所述驱动芯片，实现信号的传递。从而每个所述显示组件2无需预留边框区域来设置驱动芯片以及各种绑定走线，使得多个所述显示组件2拼接后，相邻的所述显示组件2之间不会存在较大的拼接缝隙。
同时，把所述第一绑定端子11设置为包括所述第一端子部111和多个所述第二端子部112两部分，所述第一端子部111设置于所述第一阻隔层13上，多个第二端子部112设置于所述第一阻隔层13内，使多个所述第二端子部112呈密集且间隔的柱状结构排布，且每个所述第二端子部112的一端与所述第一端子部111电连接，每个所述第二端子部112的另一端与所述驱动背板1电连接，如此在实现所述显示组件2与所述驱动背板1绑定的同时，还能够减小激光打孔时对第二端子部112的损伤，提高了第一绑定端子11与驱动背板1绑定的可靠性，从而解决了现有无边框拼接显示技术存在的显示屏与母板之间搭接不良。
在一种实施例中，请结合参照图1至图5，图5为本申请实施例提供的显示组件的第三种部分剖面结构示意图。与上述实施例不同的是，所述栅极扫描线232与对应的所述第一端子部111直接电连接，从而无需在所述源漏极层25设置信号转接线254。具体地，所述栅极绝缘层22图案化形成第四过孔221，所述第四过孔221贯穿所述栅极绝缘层22、所述缓冲层16、所述第二阻隔层15、所述第二衬底14直至所述第一端子部111，以裸露出部分所述第一端子部111，所述栅极扫描线232通过所述第四过孔221与所述第一端子部111电连接。其他说明请参照上述实施例，在此不再赘述。
在一种实施例中，请参照图6，图6为本申请实施例提供的显示装置的剖面结构示意图。所述显示装置1000包括壳体200和上述实施例其中之一的显示面板100，所述壳体200形成有容纳腔201，所述显示面板100设置在所述容纳腔201内。
根据上述实施例可知：
本申请提供一种显示面板和显示装置，显示面板包括驱动背板以及阵列排布在驱动背板上的多个显示组件，每个所述显示组件包括衬底基板和多个第一绑定端子，每个第一绑定端子包括第一端子部和多个第二端子部，第一端子部设置于衬底基板远离驱动背板的一侧，多个第二端子部设置于衬底基板内，每个第二端子部的一端与第一端子部电连接，每个第二端子部的另一端与驱动背板电连接，且多个第二端子部在衬底基板上的正投影面积小于第一端子部在衬底基板上的正投影面积，使多个第二端子部呈密集且间隔的柱状结构排布，减小了激光打孔时对第二端子部的损伤，提高了第一绑定端子与驱动背板绑定的可靠性，从而解决了现有无边框拼接显示技术存在的显示屏与母板之间搭接不良。
在上述实施例中，对各个实施例的描述都各有侧重，某个实施例中没有详述的部分，可以参见其他实施例的相关描述。
以上对本申请实施例进行了详细介绍，本文中应用了具体个例对本申请的原理及实施方式进行了阐述，以上实施例的说明只是用于帮助理解本申请的技术方案及其核心思想；本领域的普通技术人员应当理解：其依然可以对前述各实施例所记载的技术方案进行修改，或者对其中部分技术特征进行等同替换；而这些修改或者替换，并不使相应技术方案的本质脱离本申请各实施例的技术方案的范围。

Claims (20)

  1. 一种显示面板，其包括驱动背板以及与所述驱动背板电连接的显示组件，所述显示组件包括：
    衬底基板，面向所述驱动背板设置；以及
    多个第一绑定端子，每个所述第一绑定端子包括第一端子部和多个第二端子部，所述第一端子部设置于所述衬底基板远离所述驱动背板的一侧，多个所述第二端子部设置于所述衬底基板内；
    其中，每个所述第二端子部的一端与所述第一端子部电连接，每个所述第二端子部的另一端与所述驱动背板电连接，且多个所述第二端子部在所述衬底基板上的正投影面积小于所述第一端子部在所述衬底基板上的正投影面积。
  2. 根据权利要求1所述的显示面板，其中，所述衬底基板包括第一衬底以及设置于所述第一衬底远离所述驱动背板一侧的第一阻隔层，所述第一端子部设置于所述第一阻隔层远离所述第一衬底的一侧，所述第二端子部设置于所述第一阻隔层内，所述第一衬底在对应所述第一绑定端子的区域设置有开口。
  3. 根据权利要求2所述的显示面板，其中，所述第一阻隔层在对应所述第一端子部的区域间隔设置有多个通孔，每个所述第二端子部填充对应的所述通孔。
  4. 根据权利要求3所述的显示面板，其中，所述通孔的尺寸范围为2微米至5微米。
  5. 根据权利要求2所述的显示面板，其中，所述开口的尺寸大于或等于所述第一端子部的尺寸。
  6. 根据权利要求5所述的显示面板，其中，所述第一端子部的尺寸大于100微米。
  7. 根据权利要求1所述的显示面板，其中，所述显示组件还包括设置于所述第一绑定端子远离所述衬底基板一侧的驱动电路层，所述驱动电路层包括多个信号线，所述信号线与对应的所述第一端子部电连接。
  8. 根据权利要求7所述的显示面板，其中，所述衬底基板还包括覆于所述第一端子部以及所述第一阻隔层上的绝缘保护层，所述驱动电路层包括：
    半导体层，设置于所述绝缘保护层上；
    栅极绝缘层，覆于所述半导体层及所绝缘保护层上；
    栅极层，设置于所述栅极绝缘层上，包括栅极和栅极信号扫描线；
    层间绝缘层，覆于所述栅极层及所述栅极绝缘层上；
    源漏极层，设置于所述层间绝缘层上，包括源极、漏极以及数据线；
    其中，多个所述信号线包括所述栅极信号线和所述数据线。
  9. 根据权利要求1所述的显示面板，其中，所述第一端子部和多个所述第二端子部一体式设置。
  10. 根据权利要求1所述的显示面板，其中，所述驱动背板面向所述显示组件的一侧设置有第二绑定端子，所述第二绑定端子与所述第二端子部电连接。
  11. 根据权利要求10所述的显示面板，其中，所述显示组件的数量为多个，多个所述显示组件阵列排布在所述驱动背板上。
  12. 一种显示装置，其包括：
    壳体，形成有容纳腔；
    显示面板，设置在所述容纳腔内，所述显示面板包括驱动背板以及与所述驱动背板电连接的显示组件，所述显示组件包括：
    衬底基板，面向所述驱动背板设置；以及
    多个第一绑定端子，每个所述第一绑定端子包括第一端子部和多个第二端子部，所述第一端子部设置于所述衬底基板远离所述驱动背板的一侧，多个所述第二端子部设置于所述衬底基板内；
    其中，每个所述第二端子部的一端与所述第一端子部电连接，每个所述第二端子部的另一端与所述驱动背板电连接，且多个所述第二端子部在所述衬底基板上的正投影面积小于所述第一端子部在所述衬底基板上的正投影面积。
  13. 根据权利要求12所述的显示装置，其中，所述衬底基板包括第一衬底以及设置于所述第一衬底远离所述驱动背板一侧的第一阻隔层，所述第一端子部设置于所述第一阻隔层远离所述第一衬底的一侧，所述第二端子部设置于所述第一阻隔层内，所述第一衬底在对应所述第一绑定端子的区域设置有开口。
  14. 根据权利要求13所述的显示装置，其中，所述第一阻隔层在对应所述第一端子部的区域间隔设置有多个通孔，每个所述第二端子部填充对应的所述通孔。
  15. 根据权利要求14所述的显示装置，其中，所述通孔的尺寸范围为2微米至5微米。
  16. 根据权利要求13所述的显示装置，其中，所述开口的尺寸大于或等于所述第一端子部的尺寸。
  17. 根据权利要求16所述的显示装置，其中，所述第一端子部的尺寸大于100微米。
  18. 根据权利要求12所述的显示装置，其中，所述显示组件还包括设置于所述第一绑定端子远离所述衬底基板一侧的驱动电路层，所述驱动电路层包括多个信号线，所述信号线与对应的所述第一端子部电连接。
  19. 根据权利要求18所述的显示装置，其中，所述衬底基板还包括覆于所述第一端子部以及所述第一阻隔层上的绝缘保护层，所述驱动电路层包括：
    半导体层，设置于所述绝缘保护层上；
    栅极绝缘层，覆于所述半导体层及所绝缘保护层上；
    栅极层，设置于所述栅极绝缘层上，包括栅极和栅极信号扫描线；
    层间绝缘层，覆于所述栅极层及所述栅极绝缘层上；
    源漏极层，设置于所述层间绝缘层上，包括源极、漏极以及数据线；
    其中，多个所述信号线包括所述栅极信号线和所述数据线。
  20. 根据权利要求12所述的显示装置，其中，所述第一端子部和多个所述第二端子部一体式设置。
PCT/CN2021/130135 2021-11-02 2021-11-11 显示面板和显示装置 WO2023077543A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/615,078 US12048211B2 (en) 2021-11-02 2021-11-11 Display panel and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202111287529.2 2021-11-02
CN202111287529.2A CN116096168A (zh) 2021-11-02 2021-11-02 显示面板和显示装置

Publications (1)

Publication Number Publication Date
WO2023077543A1 true WO2023077543A1 (zh) 2023-05-11

Family

ID=86197777

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/130135 WO2023077543A1 (zh) 2021-11-02 2021-11-11 显示面板和显示装置

Country Status (3)

Country Link
US (1) US12048211B2 (zh)
CN (1) CN116096168A (zh)
WO (1) WO2023077543A1 (zh)

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101377577A (zh) * 2007-08-31 2009-03-04 Nec液晶技术株式会社 显示装置
CN107068710A (zh) * 2015-12-15 2017-08-18 三星显示有限公司 柔性显示设备
CN109887948A (zh) * 2019-03-08 2019-06-14 京东方科技集团股份有限公司 阵列基板及其制作方法、显示装置
CN111367125A (zh) * 2020-02-28 2020-07-03 上海中航光电子有限公司 阵列基板及显示面板
CN111584562A (zh) * 2020-05-08 2020-08-25 武汉华星光电半导体显示技术有限公司 显示面板及其制备方法
CN111625113A (zh) * 2019-02-28 2020-09-04 松下液晶显示器株式会社 有源矩阵基板、液晶显示装置以及内嵌式触控面板
CN111681610A (zh) * 2020-07-07 2020-09-18 京东方科技集团股份有限公司 一种显示装置及其制作方法
CN111724742A (zh) * 2020-06-11 2020-09-29 武汉华星光电半导体显示技术有限公司 显示面板及其制备方法、显示装置
CN112820739A (zh) * 2021-01-04 2021-05-18 深圳市华星光电半导体显示技术有限公司 Tft阵列基板及其制备方法
WO2021147039A1 (zh) * 2020-01-22 2021-07-29 京东方科技集团股份有限公司 驱动背板及其制备方法、显示面板、显示装置

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101377577A (zh) * 2007-08-31 2009-03-04 Nec液晶技术株式会社 显示装置
CN107068710A (zh) * 2015-12-15 2017-08-18 三星显示有限公司 柔性显示设备
CN111625113A (zh) * 2019-02-28 2020-09-04 松下液晶显示器株式会社 有源矩阵基板、液晶显示装置以及内嵌式触控面板
CN109887948A (zh) * 2019-03-08 2019-06-14 京东方科技集团股份有限公司 阵列基板及其制作方法、显示装置
WO2021147039A1 (zh) * 2020-01-22 2021-07-29 京东方科技集团股份有限公司 驱动背板及其制备方法、显示面板、显示装置
CN111367125A (zh) * 2020-02-28 2020-07-03 上海中航光电子有限公司 阵列基板及显示面板
CN111584562A (zh) * 2020-05-08 2020-08-25 武汉华星光电半导体显示技术有限公司 显示面板及其制备方法
CN111724742A (zh) * 2020-06-11 2020-09-29 武汉华星光电半导体显示技术有限公司 显示面板及其制备方法、显示装置
CN111681610A (zh) * 2020-07-07 2020-09-18 京东方科技集团股份有限公司 一种显示装置及其制作方法
CN112820739A (zh) * 2021-01-04 2021-05-18 深圳市华星光电半导体显示技术有限公司 Tft阵列基板及其制备方法

Also Published As

Publication number Publication date
US12048211B2 (en) 2024-07-23
CN116096168A (zh) 2023-05-09
US20240032354A1 (en) 2024-01-25

Similar Documents

Publication Publication Date Title
WO2023097779A1 (zh) 显示面板和显示装置
CN113838994B (zh) 显示面板、柔性显示屏和电子设备及显示面板的制备方法
WO2022007571A1 (zh) 显示装置及其制作方法
KR101294853B1 (ko) 유기전계발광표시장치
WO2021078175A1 (zh) 显示基板及其制备方法、显示面板
WO2021097798A1 (zh) 显示基板及其制备方法、显示装置
CN102569341A (zh) 有机发光二极管显示器
WO2024040877A1 (zh) 拼接显示面板及其拼接方法、显示装置
KR20220031889A (ko) 유기 발광 표시 장치 및 유기 발광 표시 장치 제조 방법
WO2023065433A1 (zh) 显示面板及显示装置
CN113066836A (zh) 显示面板及显示装置
KR101379650B1 (ko) 쉐도우 마스크, 이로 제조된 유기전계발광표시장치 및 그제조방법
WO2024000653A1 (zh) 显示面板
WO2023108703A1 (zh) 显示面板和电子装置
WO2020198915A1 (zh) 显示面板及显示装置
WO2023077543A1 (zh) 显示面板和显示装置
US20240047471A1 (en) Display panel and display device
WO2023019646A1 (zh) 显示面板和电子装置
WO2023039869A1 (zh) 显示面板和显示装置
US20240014183A1 (en) Spliced display panel and display device
CN115132948B (zh) 显示面板和电子装置
WO2023077545A1 (zh) 拼接显示面板和显示装置
US20240222343A1 (en) Display device
US20240292695A1 (en) Light-emitting base plate and method for manufacturing the same, and light-emitting device
WO2023137709A1 (zh) 显示基板及其制备方法、显示装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 17615078

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE