WO2022095347A1 - 电阻场板电导调制场效应mos器件及其制备方法 - Google Patents

电阻场板电导调制场效应mos器件及其制备方法 Download PDF

Info

Publication number
WO2022095347A1
WO2022095347A1 PCT/CN2021/089923 CN2021089923W WO2022095347A1 WO 2022095347 A1 WO2022095347 A1 WO 2022095347A1 CN 2021089923 W CN2021089923 W CN 2021089923W WO 2022095347 A1 WO2022095347 A1 WO 2022095347A1
Authority
WO
WIPO (PCT)
Prior art keywords
trench
field plate
layer
mos
semi
Prior art date
Application number
PCT/CN2021/089923
Other languages
English (en)
French (fr)
Inventor
谭开洲
肖添
张嘉浩
杨永晖
李孝权
王鹏飞
裴颖
李光波
蒋和全
张培健
邱盛
陈良
崔伟
Original Assignee
中国电子科技集团公司第二十四研究所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中国电子科技集团公司第二十四研究所 filed Critical 中国电子科技集团公司第二十四研究所
Priority to US17/925,322 priority Critical patent/US20240038853A1/en
Publication of WO2022095347A1 publication Critical patent/WO2022095347A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H01L29/405—Resistive arrangements, e.g. resistive or semi-insulating field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape

Definitions

  • the invention belongs to the technical field of semiconductor devices and integrated circuits, and in particular relates to a resistive field plate conductance modulation field effect MOS device and a preparation method thereof.
  • the first type is based on the PN junction structure
  • the second type is based on the first type of PN junction structure
  • the P-type or N-type region is replaced by Very high dielectric constant dielectric material, which can include a thin layer of common dielectric constant dielectric material along the interface of the replacement P-type or N-type region
  • the third type is also in the first type of PN junction structure
  • the replaced P-type or N-type region is a thin layer structure of common dielectric constant dielectric material and semi-insulating material along the interface of the replacement P-type or N-type region, which acts as a resistive field plate.
  • the purpose of the present invention is to provide a technical solution of a resistive field plate conductance modulation field effect MOS device, which is used to solve the above technical problems.
  • the present invention provides a resistive field plate conductance modulation field effect MOS device, comprising:
  • a MOS source region disposed in the epitaxial layer and on top of the epitaxial layer;
  • MOS channel region disposed in the epitaxial layer and under the MOS source region
  • a trench gate structure disposed on top of the epitaxial layer, and vertically covering the MOS source region and the MOS channel region;
  • a semi-insulating resistive field plate structure disposed in the epitaxial layer and electrically connected to the substrate, under the trench gate structure and electrically connected to the trench gate structure;
  • a trench is formed in the epitaxial layer, and the trench vertically passes through the MOS source region, the MOS channel region and the epitaxial layer to the substrate; the semi-insulating resistance field plate
  • the structure and the trench gate structure are sequentially arranged in the trench along the bottom-to-top direction of the trench;
  • the semi-insulating resistive field plate structure Inward along the groove wall of the trench, the semi-insulating resistive field plate structure includes a field plate dielectric layer and a semi-insulating resistive field plate layer, and the trench gate structure includes a gate dielectric layer, a first trench gate layer and a first trench gate layer. Two trench gate layers; the second trench gate layer is electrically connected to the semi-insulating resistive field plate layer; at the bottom of the trench, the semi-insulating resistive field plate layer is electrically connected to the substrate.
  • the resistive field plate conductance modulation field effect MOS device also includes:
  • a MOS channel contact region disposed in the top of the epitaxial layer, is in contact with the MOS channel region.
  • the resistive field plate conductance modulation field effect MOS device also includes:
  • a source electrode disposed on the MOS channel contact region, and electrically connected to the MOS source regions on both sides of the MOS channel contact region;
  • a drain electrode disposed on the side of the substrate away from the epitaxial layer
  • a gate electrode is disposed on the trench gate structure and is electrically connected to the trench gate structure.
  • the present invention also provides a preparation method of a resistive field plate conductance modulation field effect MOS device, comprising the steps of:
  • MOS channel region forming a MOS channel region, a MOS source region and a MOS channel contact region in the top of the epitaxial layer
  • a semi-insulating resistive field plate structure and a trench gate structure are sequentially formed in the trench, the semi-insulating resistive field plate structure is electrically connected to the trench gate structure, and all One end of the semi-insulating resistive field plate structure away from the trench gate structure is electrically connected to the substrate;
  • the step of sequentially forming the semi-insulating resistive field plate structure and the trench gate structure in the trench includes:
  • the top of the trench is not completely filled, and the remaining part of the top of the trench at least passes through the MOS channel region;
  • a first trench gate layer and a second trench gate layer are sequentially formed in the remaining part of the top of the trench, and the bottom of the second trench gate layer is semi-insulated from the trench.
  • the resistive field plate layer is electrically connected;
  • the semi-insulating resistive field plate layer and the remaining field plate dielectric layer constitute the semi-insulating resistive field plate structure
  • the first trench gate layer, the second trench gate layer and the gate dielectric layer constitute the semi-insulating resistive field plate structure.
  • the trench gate structure
  • the step of forming the MOS channel region, the MOS source region and the MOS channel contact region in the top of the epitaxial layer includes:
  • a third ion implantation is performed to form the MOS channel contact region, and the MOS channel contact region is in contact with the MOS channel region.
  • the step of forming the semi-insulating resistive field plate layer in the trench includes:
  • the exposed part of the groove is the remaining part of the top of the groove.
  • the steps of sequentially forming the first trench gate layer and the second trench gate layer in the remaining part of the top of the trench along the inner side of the trench wall include:
  • first doped polysilicon material covering at least the bottom and sidewalls of the remaining part of the top of the trench
  • the second doped polysilicon material and the first doped polysilicon material are etched to form the second trench gate layer and the first trench gate layer, respectively.
  • the resistive field plate conductance modulation field effect MOS device and the preparation method thereof of the present invention have the following beneficial effects:
  • a semi-insulating resistance field plate that is electrically connected to the trench gate structure and the drain structure at the same time is added in the drift region. While the trench gate structure controls the on-off of the MOS channel, The impurity concentration in the drift region is adjusted by the semi-insulating resistance field plate, and then the conductance of the on-state drift region and the distribution of the off-state high voltage blocking electric field are modulated, so that lower on-resistance characteristics can be obtained;
  • FIG. 1 is a schematic structural diagram of a resistive field plate conductance modulated field effect MOS device in the present invention.
  • FIG. 2 is a schematic diagram showing the steps of the manufacturing method of the resistive field plate conductance modulated field effect MOS device in the present invention.
  • 3-21 are the process flow diagrams of the manufacturing method of the resistive field plate conductance modulated field effect MOS device in the present invention.
  • the inventor's research found that in the current superjunction structure device or superjunction-like structure device, the optimization of the contradictory relationship between the breakdown voltage and on-resistance of the device has fallen into a bottleneck, and the breakdown voltage is further reduced under the condition of keeping the same. On-resistance is becoming more and more difficult.
  • the present invention proposes a technical scheme of a resistive field plate conductance modulation field effect MOS device: on the basis of the trench gate MOS device, a semi-insulating device electrically connected to the trench gate structure and the drain structure is added in the drift region at the same time.
  • the resistive field plate is used to modulate the conductance of the on-state drift region and the off-state high voltage blocking electric field distribution through the semi-insulating resistive field plate to obtain lower on-resistance.
  • an embodiment of the present invention provides a resistive field plate conductance modulation field effect MOS device, which includes:
  • the epitaxial layer 2 is arranged on the substrate 1;
  • the MOS source region 22 is arranged in the epitaxial layer 2 and is located on the top of the epitaxial layer 2;
  • the MOS channel region 21 is arranged in the epitaxial layer 2 and is located under the MOS source region 22;
  • the trench gate structure 4 is disposed on top of the epitaxial layer 2 and vertically covers the MOS source region 22 and the MOS channel region 21;
  • the semi-insulating resistive field plate structure 3 is arranged in the epitaxial layer 2 and is electrically connected to the substrate 1, and is located under the trench gate structure 4 and is electrically connected to the trench gate structure 4;
  • a trench is formed in the epitaxial layer 2, and the trench vertically passes through the MOS source region 22, the MOS channel region 21 and the epitaxial layer 2 to the substrate 1; the semi-insulating resistance field plate structure 3 and the trench gate structure 4 are along the Bottom-to-top directions of the grooves are sequentially arranged in the grooves.
  • the semi-insulating resistive field plate structure 3 includes a field plate dielectric layer 31 and a semi-insulating resistive field plate layer 32
  • the trench gate structure 4 includes a gate dielectric layer 41 , the first trench gate layer 42 and the second trench gate layer 43; the second trench gate layer 43 is electrically connected to the semi-insulating resistive field plate layer 32; at the bottom of the trench, the semi-insulating resistive field plate layer 32 is electrically connected to the substrate 1 connect.
  • the resistive field plate conductance modulation field effect MOS device further includes:
  • the MOS channel contact region 23 disposed in the top of the epitaxial layer 2 , is in contact with the MOS channel region 21 .
  • the resistive field plate conductance modulation field effect MOS device further includes:
  • the source electrode 5 is arranged on the MOS channel contact region 23, and is electrically connected to the MOS source region 22 on both sides of the MOS channel contact region 23;
  • the drain electrode (not shown in the figure) is arranged on the side of the substrate 1 away from the epitaxial layer 2;
  • a gate electrode (not shown in the figure) is disposed on the trench gate structure 4 and the trench gate structure 4 is electrically connected.
  • the present invention also provides a method for preparing a resistive field plate conductance modulation field effect MOS device, which includes the steps:
  • the trench T vertically passes through the MOS source region 22, the MOS channel region 21 and the epitaxial layer 2 to the substrate 1;
  • a semi-insulating resistive field plate structure 3 and a trench gate structure 4 are sequentially formed in the trench T, and the semi-insulating resistive field plate structure 3 is electrically connected to the trench gate structure 4, and One end of the insulation resistance field plate structure 3 away from the trench gate structure 4 is electrically connected to the substrate 1;
  • the implementation of this technical solution is described below by taking an N-channel high-voltage MOS device as an example, and other ways to realize the content of the present invention should not be considered as different solutions from this solution.
  • the corresponding P-channel high-voltage MOS device is the same as the N-channel high-voltage MOS device.
  • the channel MOS devices are identical in structure, with different doping, and the process needs to be adjusted according to the different process characteristics of P-type and N-type impurities. It is well known to ordinary technicians in this industry and should not be considered to be exempt from the present invention. .
  • the processes described in the following examples are all existing mature processes, and are not described in very detail, which are understood and understood by those skilled in the art.
  • a substrate 1 is provided as the drain region of the MOS device, which is an N-type doped semiconductor material (such as silicon, silicon carbide, gallium arsenide, etc.);
  • An epitaxial layer 2 is formed on the bottom 1.
  • the epitaxial layer 2 is also made of N-type doped semiconductor material.
  • the substrate 1 is heavily doped, and the epitaxial layer 2 is lightly doped; the thickness of the epitaxial layer 2 can be flexibly designed according to the situation. For example, for a breakdown voltage of 300V, the thickness of the epitaxial wafer 2 can be designed to be 20 ⁇ m.
  • the preparation method of the resistive field plate conductance modulation field effect MOS device further includes the step of: forming a photolithographic alignment mark on the epitaxial layer 2 by adopting a common method in the industry, which is convenient for subsequent process steps alignment.
  • the preparation method of the resistive field plate conductance modulation field effect MOS device further includes the step of: adopting a general process to oxidize the top of the epitaxial layer 2 to obtain an oxide layer 20. For example, wet oxidation at 950° C. for 20 minutes to obtain an oxide layer 20 with a thickness of about 60 nm ⁇ 10 nm.
  • the step S2 of forming the MOS channel region 21 , the MOS source region 22 and the MOS channel contact region 23 in the top of the epitaxial layer 2 further includes:
  • the first ion implantation and the first ion diffusion are performed to form the MOS channel region 21 in the top of the epitaxial layer 2;
  • the second ion implantation is performed to form a MOS source region 22, and the MOS source region 22 is located above the MOS channel region 21;
  • a third ion implantation is performed to form a MOS channel contact region 23 , and the MOS channel contact region 23 is in contact with the MOS channel region 21 .
  • step S21 the first ion implantation, such as boron ion implantation of 100Kev and 5 ⁇ 10 13 cm -2 is performed first, and then the first ion implantation is performed under the protection of inert gas. Diffusion, such as ion diffusion at 1050° C. for 90 minutes, forms a P-type doped MOS channel region 21 in the top of the epitaxial layer 2 .
  • step S22 the source region photolithography is performed first, the photoresist is used as a shielding mask, and then the second ion implantation is performed, such as 170kev, 5 ⁇ 10 15 cm -2 Arsenic ions are implanted to form the MOS source region 22 .
  • step S23 photolithography of the channel contact region is performed first, photoresist is used as a shielding mask, and then a third ion implantation is performed, such as 80kev, 3 ⁇ 10 15 cm ⁇ 2 boron ions are implanted to form a MOS channel contact region 23 , and the MOS channel contact region 23 is in contact with the MOS channel region 21 .
  • a third ion implantation such as 80kev, 3 ⁇ 10 15 cm ⁇ 2 boron ions are implanted to form a MOS channel contact region 23 , and the MOS channel contact region 23 is in contact with the MOS channel region 21 .
  • the MOS channel contact region 23 may be omitted, which will not be repeated here.
  • the method for preparing the resistive field plate conductance modulation field effect MOS device further includes the step of: in order to maintain a shallower junction depth position, the epitaxial layer 2 is fully utilized. , using a low pressure chemical vapor deposition process (LPCVD) to form an oxide layer of 450nm ⁇ 50nm on the oxide layer 20 to increase the thickness of the oxide layer 20, and the final formed oxide layer is named oxide layer 20', which is the trench behind Prepare the etch hard mask layer for T.
  • LPCVD low pressure chemical vapor deposition process
  • step S3 a photolithography machine and a corresponding photolithography plate are used to expose the position of the trench T, and then dry etching is performed to form a trench T, which vertically passes through the oxide layer 20', The MOS source region 22 , the MOS channel region 21 and the epitaxial layer 2 penetrate deep into the substrate 1 , as shown in FIG. 9 .
  • the specific parameters of the trench T (including the number, depth and width of the trench T) need to be designed according to the operating voltage of the high-voltage MOS device and the process implementation capability. During the design process, the subsequent formation in the same trench T should be considered at the same time.
  • the step S4 of sequentially forming the semi-insulating resistive field plate structure 3 and the trench gate structure 4 in the trench T further includes:
  • the semi-insulating resistive field plate layer 32 and the remaining field plate dielectric layer 31 constitute the semi-insulating resistive field plate structure 3
  • the first trench gate layer 42 , the second trench gate layer 43 and the gate dielectric layer 41 constitute the trench gate structure 4 .
  • step S41 the bottom and sidewalls of the trench T are oxidized using a general process to obtain the field plate dielectric layer 31 . 10nm thick field plate dielectric layer 31 .
  • step S42 the field plate dielectric layer 31 at the bottom of the trench T is removed by anisotropic dry etching, but the field plate dielectric layer 31 on the sidewall of the trench T is retained.
  • the step S43 of forming the semi-insulating resistive field plate layer 32 in the trench T further includes:
  • S432 firstly etch the semi-insulating polycrystalline material 30 in reverse to expose the oxide layer 20 ′ under the semi-insulating polycrystalline material 30 , and then continue to etch and remove part of the semi-insulating polycrystalline silicon material filled in the trench T 30, exposing the top portion of the trench T, and the exposed top portion of the trench T at least passes through the MOS channel region 21;
  • the exposed part of the top of the trench T is the remaining part of the trench T, and the remaining semi-insulating polysilicon material 30 in the trench T is the semi-insulating resistive field plate layer 32;
  • the subsequently formed trench gate structure 4 can cover the MOS channel region 21 formed by double diffusion in the vertical direction, so as to ensure that the MOS channel region 21 is affected by the trench.
  • the gate structure 4 controls turn-on and turn-off.
  • step S44 the field plate dielectric layer 3 on the sidewalls of the remaining part at the top of the trench T is etched and removed, for example, isotropic wet etching is used to etch away the 200 nm-thick field plate dielectric layer 3 .
  • Field plate dielectric layer 31 isotropic wet etching used to etch away the 200 nm-thick field plate dielectric layer 3 .
  • step S45 the sidewalls and the bottom of the remaining part of the top of the trench T are oxidized to form a gate dielectric layer 41 , and the gate dielectric layer 41 is used as the oxide dielectric layer of the trench gate structure 4 .
  • a high-quality gate dielectric layer 41 with a thickness of 80-100 nm is formed by chlorine-doped dry oxidation at 950° C. and 125 min.
  • the steps of forming the first trench gate layer 42 and the second trench gate layer 43 in order in the remaining part of the top of the trench T along the trench wall of the trench T inwardly S46 further includes:
  • the first doped polysilicon material 401 and the gate dielectric layer 41 at the bottom of the remaining part of the top of the trench T are removed by etching, exposing the top of the semi-insulating resistance field plate layer 32;
  • a first doped polysilicon material 401 is deposited and formed, and the first doped polysilicon material 401 is distributed to cover at least the bottom and sidewalls of the remaining part of the top of the trench T, if possible
  • the first doped polysilicon material 401 with a thickness of 450-600 nm is formed by in-situ phosphorus doping deposition using low pressure chemical vapor phase. If there is no in-situ doping equipment, phosphorus diffusion and doping can be performed after the polysilicon material is deposited.
  • step S462 the first doped polysilicon material 401 and the gate dielectric layer 41 at the bottom of the remaining part of the top of the trench T are removed by etching, exposing the top of the semi-insulating resistance field plate layer 32, and then Anisotropic dry etching is used to remove the first doped polysilicon material 401 at the bottom of the remaining part of the top of the trench T and the gate dielectric layer 41 thereunder.
  • a second doped polysilicon material 402 is deposited on the first doped polysilicon material 401 , and the second doped polysilicon material 402 fills at least the remaining part of the top of the trench T , for example, a second polysilicon material 402 with a thickness of 500-650 nm can be formed by in-situ phosphorus doping deposition using low-pressure chemical vapor phase. , 100KeV, 5 ⁇ 10 15 cm -2 phosphorus ion implantation was performed.
  • step S464 photolithography and dry etching are performed on the deposited second doped polysilicon material 402 and the first doped polysilicon material 401 to etch to form the trench gate structure 4 . pattern to obtain the second trench gate layer 43 and the first trench gate layer 42 .
  • the second doped polysilicon material 402 is etched to form the second trench gate layer 43; the first doped polysilicon material 401 is etched to form the first trench gate layer 42; the bottom of the second trench gate layer 43 is connected to the semi-insulation resistance
  • the field plate layers 32 are electrically connected.
  • step S5 an isolation dielectric layer is first deposited on the oxide layer 20' and the trench gate structure 4, then a source contact hole and a gate contact hole are opened in the isolation dielectric layer, and then a metal layer is deposited and light A metal layer is etched to form a source electrode and a gate electrode; a metal layer is deposited on the side of the substrate 1 away from the epitaxial layer 2 to form a drain electrode.
  • an isolation dielectric layer 50 is first deposited on the oxide layer 20 ′ and the trench gate structure 4 , and then a source contact hole is opened in the isolation dielectric layer 50 , and then a metal layer is deposited. And the metal layer is photoetched to form the source electrode 5 . It can be understood that the formation process of the gate electrode is similar to this, and details are not repeated here.
  • the resistive field plate conductance modulation field effect MOS device of the present invention is based on the trench gate MOS device, and a trench gate MOS device is added in the drift region at the same time.
  • a device is added in the drift region which is electrically connected to the trench gate structure and the drain structure at the same time.
  • the semi-insulating resistive field plate while the trench gate structure controls the on-off of the MOS channel, adjusts the impurity concentration in the drift region through the semi-insulating resistive field plate, thereby modulating the conductance of the on-state drift region and the off-state high voltage blocking electric field distribution, lower on-resistance characteristics can be obtained; at the same time, the modern 2.5-dimensional three-dimensional processing technology based on deep groove etching is adopted in the process, which is conducive to the miniaturized design and high-density design of the structure, and is more suitable for modern integrated semiconductor devicesMore than Moore's development direction.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

本发明提供了一种电阻场板电导调制场效应MOS器件及其制备方法，本发明提供的电阻场板电导调制场效应MOS器件，在槽栅MOS器件的基础上，于漂移区中增设一个同时与槽栅结构和漏极结构电连接的半绝缘电阻场板，在槽栅结构控制MOS沟道的通断的同时，通过半绝缘电阻场板调节漂移区中的杂质浓度，进而调制导通态漂移区电导和截止态高压阻断电场分布，可以获得更低的导通电阻特性；同时，本发明提供的电阻场板电导调制场效应MOS器件制备方法，在工艺上采用了基于深槽刻蚀的现代2.5维立体加工工艺，利于结构小型化设计和高密度化设计，更适应现代集成半导体器件More than Moore(超越摩尔)的发展方向。

Description

电阻场板电导调制场效应MOS器件及其制备方法 技术领域
本发明属于半导体器件及集成电路技术领域，尤其是涉及一种电阻场板电导调制场效应MOS器件及其制备方法。
背景技术
半导体器件，尤其是高压硅功率器件，其承受耐压的漂移区击穿电压和导通电阻的优化设计是互相影响和相互矛盾的，获得高击穿电压一般就很难获得低的导通电阻，当然这不包括承受耐压的漂移区在器件导通时存在少子或非平衡双载流子大注入调制的情况，如绝缘栅双极型晶体管(IGBT)、P-I-N二极管(PIN)和门控晶闸管(GTO)等器件。一般在300V以上的高压半导体硅器件中，有一部分导通电阻都由该器件高压漂移区占据，这种情况随着工作电压的增加也越来越严重，这就是非少子调制型功率器件最著名的击穿电压2.5次方与漂移区导通电阻成正比的硅理论限制。
为了降低高压情况下非少子调制型功率器件漂移区导通电阻，近十几年来，业界针对传统的器件元胞结构提出了一些在保持击穿电压不变条件下降低导通电阻的方法和器件元胞结构，最著名的是基于半导体PN结RESURF二维电场原理和电荷平衡原则改进的超结(Super Junction)结构的器件。
目前已知的超结或者类似超结效果的结构有三类：第一类是基于PN结的结构；第二类是在第一类PN结结构基础上，替换其中的P型或N型区为极高介电常数介质材料，此极高介电常数介质材料可以包括沿替换P型或N型区界面一层薄的普通常用介电常数介质材料；第三类也是在第一类PN结结构基础上，替换其中的P型或N型区为沿替换P型或N型区界面一层薄的普通常用介电常数介质材料及半绝缘材料层结构，起到电阻场板作用的结构。
但是，第二类类似超结效果的结构还没有大的研究进展，无论是高介电常数介质材料方案还是半绝缘材料层结构都还没有实验结果或者具体的实现方案，如何在现有超结结构的基础上实现高耐压和更低导通电阻的高压硅功率器件如MOS器件是目前急需解决的问题。
发明内容
鉴于以上所述现有技术的缺点，本发明的目的在于提供一种电阻场板电导调制场效应MOS器件的技术方案，用于解决上述技术问题。
为实现上述目的及其他相关目的，本发明提供一种电阻场板电导调制场效应MOS器件， 包括：
衬底；
外延层，设置在所述衬底上；
MOS源极区，设置在所述外延层中且位于所述外延层的顶部；
MOS沟道区，设置在所述外延层中且位于所述MOS源极区之下；
槽栅结构，设置在所述外延层的顶部，且垂直覆盖所述MOS源极区与所述MOS沟道区；
半绝缘电阻场板结构，设置在所述外延层中且与所述衬底电连接，位于所述槽栅结构之下且与所述槽栅结构电连接；
其中，所述外延层中形成有沟槽，所述沟槽垂直穿过所述MOS源极区、所述MOS沟道区以及所述外延层至所述衬底；所述半绝缘电阻场板结构和所述槽栅结构沿着所述沟槽的底部到顶部方向依次设置在所述沟槽中；
沿着所述沟槽的槽壁向内，所述半绝缘电阻场板结构包括场板介质层和半绝缘电阻场板层，所述槽栅结构包括栅介质层、第一槽栅层及第二槽栅层；所述第二槽栅层与所述半绝缘电阻场板层电连接；在所述沟槽的底部，所述半绝缘电阻场板层与所述衬底电连接。
进一步地，所述电阻场板电导调制场效应MOS器件还包括：
MOS沟道接触区，设置在所述外延层的顶部中，与所述MOS沟道区接触。
进一步地，所述电阻场板电导调制场效应MOS器件还包括：
源极电极，设置在所述MOS沟道接触区上，且与所述MOS沟道接触区两侧的所述MOS源极区电连接；
漏极电极，设置在所述衬底远离所述外延层的一侧；
栅极电极，设置在所述槽栅结构上且所述槽栅结构电连接。
此外，为实现上述目的及其他相关目的，本发明还提供一种电阻场板电导调制场效应MOS器件的制备方法，包括步骤：
提供衬底，并在所述衬底上形成外延层；
在所述外延层的顶部内形成MOS沟道区、MOS源极区及MOS沟道接触区；
形成沟槽，所述沟槽垂直穿过所述MOS源极区、所述MOS沟道区以及所述外延层至所述衬底；
沿着所述沟槽的底部到顶部方向，在所述沟槽中依次形成半绝缘电阻场板结构和槽栅结构，所述半绝缘电阻场板结构与所述槽栅结构电连接，且所述半绝缘电阻场板结构远离所述槽栅结构的一端与所述衬底电连接；
形成源极电极、漏极电极及栅极电极；
其中，沿着所述沟槽的底部到顶部方向，在所述沟槽中依次形成所述半绝缘电阻场板结构和所述槽栅结构的步骤包括：
对所述沟槽的底部及侧壁进行氧化，形成场板介质层；
刻蚀去除所述沟槽底部的场板介质层；
在所述沟槽中填充形成半绝缘电阻场板层，所述沟槽的顶部未完全填满，所述沟槽顶部的剩余部分至少穿过所述MOS沟道区；
刻蚀去除所述沟槽顶部剩余部分的侧壁的场板介质层；
对所述沟槽顶部剩余部分的侧壁及底部进行氧化，形成栅介质层；
沿着所述沟槽的槽壁向内，在所述沟槽顶部剩余部分中依次形成第一槽栅层及第二槽栅层，且所述第二槽栅层的底部与所述半绝缘电阻场板层电连接；
所述半绝缘电阻场板层和残留的所述场板介质层构成所述半绝缘电阻场板结构，所述第一槽栅层、所述第二槽栅层及所述栅介质层构成所述槽栅结构。
进一步地，在所述外延层的顶部内形成所述MOS沟道区、所述MOS源极区及所述MOS沟道接触区的步骤包括：
进行第一次离子注入和第一次离子扩散，在所述外延层的顶部内形成所述MOS沟道区；
进行第二次离子注入，形成所述MOS源极区，所述MOS源极区位于所述MOS沟道区之上；
进行第三次离子注入，形成所述MOS沟道接触区，所述MOS沟道接触区与所述MOS沟道区接触。
进一步地，在所述沟槽中形成所述半绝缘电阻场板层的步骤包括：
向所述沟槽中填充半绝缘多晶硅材料；
刻蚀去除所述沟槽中填充的部分半绝缘多晶硅材料，暴露出所述沟槽的顶部，所述沟槽的暴露部分至少穿过所述MOS沟道区；
其中，所述沟槽的暴露部分即为所述沟槽顶部的剩余部分。
进一步地，沿着所述沟槽的槽壁向内，在所述沟槽顶部剩余部分中依次形成所述第一槽栅层及所述第二槽栅层的步骤包括：
形成第一掺杂多晶硅材料，所述第一掺杂多晶硅材料至少覆盖所述沟槽顶部剩余部分的底部及侧壁；
刻蚀去除所述沟槽顶部剩余部分底部的第一掺杂多晶硅材料和栅介质层，露出所述半绝 缘电阻场板层的顶部；
在所述第一掺杂多晶硅材料上形成第二掺杂多晶硅材料，所述第二掺杂多晶硅材料至少填满所述沟槽顶部的剩余部分；
刻蚀所述第二掺杂多晶硅材料和所述第一掺杂多晶硅材料，分别形成所述第二槽栅层及所述第一槽栅层。
如上所述，本发明的电阻场板电导调制场效应MOS器件及其制备方法具有以下有益效果：
1)、在槽栅MOS器件的基础上，于漂移区中增设一个同时与槽栅结构和漏极结构电连接的半绝缘电阻场板，在槽栅结构控制MOS沟道的通断的同时，通过半绝缘电阻场板调节漂移区中的杂质浓度，进而调制导通态漂移区电导和截止态高压阻断电场分布，可以获得更低的导通电阻特性；
2)、在工艺上采用了基于深槽刻蚀的现代2.5维立体加工工艺，利于结构小型化设计和高密度化设计，更适应现代集成半导体器件More than Moore(超越摩尔)的发展方向。
附图说明
图1显示为本发明中电阻场板电导调制场效应MOS器件的结构示意图。
图2显示为本发明中电阻场板电导调制场效应MOS器件的制备方法的步骤示意图。
图3-图21显示为本发明中电阻场板电导调制场效应MOS器件的制备方法的工艺流程图。
附图标号说明
1—衬底，2—外延层，20、20'—氧化层，21—MOS沟道区，22—MOS源极区，23—MOS沟道接触区，3—半绝缘电阻场板结构，4—槽栅结构，30—半绝缘多晶硅材料，31—场板介质层，32—半绝缘电阻场板层，401—第一掺杂多晶硅材料，402—第二掺杂多晶硅材料，41—栅介质层，42—第一槽栅层，43—第二槽栅层，50—隔离介质层，5—源极电极，T—沟槽。
具体实施方式
发明人研究发现：在目前的超结结构器件或者类超结结构器件中，器件的击穿电压与导通电阻的矛盾关系的优化已经陷入了瓶颈，在保持击穿电压不变条件下进一步降低导通电阻变得越来越困难。
基于此，本发明提出一种电阻场板电导调制场效应MOS器件的技术方案：在槽栅MOS器件的基础上，于漂移区中增设一个同时与槽栅结构和漏极结构电连接的半绝缘电阻场板， 通过该半绝缘电阻场板调制导通态漂移区电导和截止态高压阻断电场分布，获得更低的导通电阻。
以下通过特定的具体实例说明本发明的实施方式，本领域技术人员可由本说明书所揭露的内容轻易地了解本发明的其他优点与功效。本发明还可以通过另外不同的具体实施方式加以实施或应用，本说明书中的各项细节也可以基于不同观点与应用，在没有背离本发明的精神下进行各种修饰或改变。
请参阅图1至图21。需要说明的是，本实施例中所提供的图示仅以示意方式说明本发明的基本构想，遂图示中仅显示与本发明中有关的组件而非按照实际实施时的组件数目、形状及尺寸绘制，其实际实施时各组件的型态、数量及比例可为一种随意的改变，且其组件布局型态也可能更为复杂。本说明书所附图示所绘示的结构、比例、大小等，均仅用以配合说明书所揭示的内容，以供熟悉此技术的人士了解与阅读，并非用以限定本发明可实施的限定条件，故不具技术上的实质意义，任何结构的修饰、比例关系的改变或大小的调整，在不影响本发明所能产生的功效及所能达成的目的下，均应仍落在本发明所揭示的技术内容得能涵盖的范围内。
如图1所示，本发明实施例提供一种电阻场板电导调制场效应MOS器件，其包括：
衬底1；
外延层2，设置在衬底1上；
MOS源极区22，设置在外延层2中且位于外延层2的顶部；
MOS沟道区21，设置在外延层2中且位于MOS源极区22之下；
槽栅结构4，设置在外延层2的顶部，且垂直覆盖MOS源极区22与MOS沟道区21；
半绝缘电阻场板结构3，设置在外延层2中且与衬底1电连接，位于槽栅结构4之下且与槽栅结构4电连接；
其中，外延层2中形成有沟槽，沟槽垂直穿过MOS源极区22、MOS沟道区21以及外延层2至衬底1；半绝缘电阻场板结构3和槽栅结构4沿着沟槽的底部到顶部方向依次设置在沟槽中。
详细地，如图1所示，沿着沟槽的槽壁向内，半绝缘电阻场板结构3包括场板介质层31和半绝缘电阻场板层32，槽栅结构4包括栅介质层41、第一槽栅层42及第二槽栅层43；第二槽栅层43与半绝缘电阻场板层32电连接；在沟槽的底部，半绝缘电阻场板层32与衬底1电连接。
更详细地，如图1所示，所述电阻场板电导调制场效应MOS器件还包括：
MOS沟道接触区23，设置在外延层2的顶部中，与MOS沟道区21接触。
更详细地，如图1所示，所述电阻场板电导调制场效应MOS器件还包括：
源极电极5，设置在MOS沟道接触区23上，且与MOS沟道接触区23两侧的MOS源极区22电连接；
漏极电极(图中未示出)，设置在衬底1远离外延层2的一侧；
栅极电极(图中未示出)，设置在槽栅结构4上且槽栅结构4电连接。
同时，如图2所示，本发明还提供一种电阻场板电导调制场效应MOS器件的制备方法，其包括步骤：
S1、提供衬底1，并在衬底1上形成外延层2；
S2、在外延层2的顶部内形成MOS沟道区21、MOS源极区22及MOS沟道接触区23；
S3、形成沟槽T，沟槽T垂直穿过MOS源极区22、MOS沟道区21以及外延层2至衬底1；
S4、沿着沟槽T的底部到顶部方向，在沟槽T中依次形成半绝缘电阻场板结构3和槽栅结构4，半绝缘电阻场板结构3与槽栅结构4电连接，且半绝缘电阻场板结构3远离槽栅结构4的一端与衬底1电连接；
S5、形成源极电极5、漏极电极及栅极电极。
下面以N沟道高压MOS器件为例来说明本技术方案的实施，且其它能实现本发明内容的方式不应被认为与本方案是不同的方案，相对应的P沟道高压MOS器件与N沟道MOS器件结构上是等同的，掺杂不同，工艺需要根据P型、N型杂质工艺特性不同做一定调整即可实现，对本行业一般技术员是熟知的，不应认为是不受本发明约束。以下例子描述所述工艺皆为现有成熟工艺，不做非常详细的细节描述，本行业一般技术员是理解和明白的。
详细地，如图3所示，在步骤S1中，提供衬底1作为MOS器件的漏极区，其为N型掺杂的半导体材料(如硅、碳化硅、砷化镓等)；在衬底1上形成外延层2，作为MOS器件的漂移区，外延层2同样为N型掺杂的半导体材料。
其中，衬底1为重掺杂，外延层2为轻掺杂；外延层2的厚度可视情况灵活设计，如针对300V的击穿电压，外延片2的厚度可设计为20μm。
详细地，在步骤S1与步骤S2之间，所述电阻场板电导调制场效应MOS器件的制备方法还包括步骤：采用行业通行方法在外延层2上形成光刻对位标识，便于后续工艺步骤的对准。
详细地，如图4所示，在步骤S1与步骤S2之间，所述电阻场板电导调制场效应MOS 器件的制备方法还包括步骤：采用通用工艺对外延层2的顶部进行氧化获得氧化层20，如950℃湿氧化20分钟，获得约60nm±10nm厚的氧化层20。
详细地，如图5-图7所示，在外延层2的顶部内形成MOS沟道区21、MOS源极区22及MOS沟道接触区23的步骤S2进一步包括：
S21、如图5所示，进行第一次离子注入和第一次离子扩散，在外延层2的顶部内形成MOS沟道区21；
S22、如图6所示，第二次离子注入，形成MOS源极区22，MOS源极区22位于MOS沟道区21之上；
S23、如图7所示，进行第三次离子注入，形成MOS沟道接触区23，MOS沟道接触区23与MOS沟道区21接触。
更详细地，如图5所示，在步骤S21中，先进行第一次离子注入，如100Kev、5×10 13cm -2的硼离子注入，而后在惰性气体的保护下进行第一次离子扩散，如1050℃、90min的离子扩散，在外延层2的顶部内形成P型掺杂的MOS沟道区21。
更详细地，如图6所示，在步骤S22中，先进行源区光刻，使用光刻胶做屏蔽掩膜，再进行第二次离子注入，如170kev、5×10 15cm -2的砷离子注入，形成MOS源极区22。
更详细地，如图7所示，在步骤S23中，先进行沟道接触区光刻，使用光刻胶做屏蔽掩膜，再进行第三次离子注入，如80kev、3×10 15cm -2的硼离子注入，形成MOS沟道接触区23，MOS沟道接触区23与MOS沟道区21接触。
其中，当MOS沟道区21的杂质浓度足够形成电连接(欧姆接触)时，MOS沟道接触区23可以省略，在此不再赘述。
详细地，如图8所示，在步骤S2与步骤S3之间，所述电阻场板电导调制场效应MOS器件的制备方法还包括步骤：为保持较浅的结深位置，充分利用外延层2，采用低压力化学气相沉积工艺(LPCVD)在氧化层20上形成一层450nm±50nm的氧化层，以增加氧化层20的厚度，最终形成的氧化层命名为氧化层20'，为后面沟槽T的刻蚀硬掩蔽层做准备。
详细地，在步骤S3中，先使用光刻机和对应光刻板曝光出沟槽T的位置，再进行干法刻蚀，刻蚀形成沟槽T，沟槽T垂直穿过氧化层20'、MOS源极区22、MOS沟道区21以及外延层2深入至衬底1，如图9所示。
其中，沟槽T具体的参数(包括沟槽T的数目、深度及宽度)需要根据高压MOS器件的工作电压，并根据工艺实施能力而设计，设计过程中需同时考虑同一沟槽T内后续形成的半绝缘电阻场板结构3和槽栅结构4的尺寸以及MOS需要的最佳面积；在本发明的一可选 实施例中，沟槽T的深度为22μm，宽度为1.5～2μm。
详细地，如图10-图16所示，沿着沟槽T的底部到顶部方向，在沟槽T中依次形成半绝缘电阻场板结构3和槽栅结构4的步骤S4进一步包括：
S41、如图10所示，对沟槽T的底部及侧壁进行氧化，形成场板介质层31；
S42、如图11所示，刻蚀去除沟槽T底部的场板介质层31；
S43、如图12-图13所示，在沟槽T中填充形成半绝缘电阻场板层32，沟槽T的顶部未完全填满，沟槽T的顶部剩余部分至少穿过MOS沟道区21；
S44、刻蚀去除沟槽T的顶部剩余部分的侧壁的场板介质层31；
S45、对沟槽T的顶部剩余部分的侧壁及底部进行氧化，形成栅介质层41；
S46、沿着沟槽T的槽壁向内，在沟槽T的顶部剩余部分中依次形成第一槽栅层42及第二槽栅层43，且第二槽栅层43的底部与半绝缘电阻场板层32电连接；
其中，半绝缘电阻场板层32和残留的场板介质层31构成半绝缘电阻场板结构3，第一槽栅层42、第二槽栅层43及栅介质层41构成槽栅结构4。
更详细地，如图10所示，在步骤S41中，采用通用工艺对沟槽T的底部及侧壁进行氧化，获得场板介质层31，如950℃、90min的湿氧化，获得约200nm±10nm厚的场板介质层31。
更详细地，如图11所示，在步骤S42中，采用各向异性的干法刻蚀去除沟槽T底部的场板介质层31，但保留沟槽T侧壁的场板介质层31。
更详细地，如图12-图13所示，在沟槽T中形成半绝缘电阻场板层32的步骤S43进一步包括：
S431、如图12所示，向沟槽T中填充半绝缘多晶硅材料30，如采用低压化学气相沉积工艺，沉积厚度为1.1μm±0.1μm；
S432、如图13所示，先反向刻蚀半绝缘多晶材料30，露出半绝缘多晶材料30下面的氧化层20'，再继续刻蚀去除沟槽T中填充的部分半绝缘多晶硅材料30，暴露出沟槽T的顶部部分，且沟槽T的顶部暴露部分至少穿过MOS沟道区21；
其中，沟槽T的顶部暴露部分即为沟槽T的剩余部分，沟槽T中剩余的半绝缘多晶硅材料30即为半绝缘电阻场板层32；在刻蚀沟槽T中填充的部分半绝缘多晶硅材料30时，需要控制好刻蚀深度，正好或略过一点，使得后续形成的槽栅结构4在垂直方向上能覆盖双扩散形成的MOS沟道区21，保证MOS沟道区21受槽栅结构4控制导通和关断。
更详细地，如图14所示，在步骤S44中，刻蚀去除沟槽T的顶部剩余部分的侧壁的场 板介质层3，如采用各向同性的湿法刻蚀腐蚀掉200nm厚的场板介质层31。
更详细地，如图15所示，在步骤S45中，对沟槽T的顶部剩余部分的侧壁及底部进行氧化，形成栅介质层41，栅介质层41作为槽栅结构4的氧化介质层，如采用950℃、125min的掺氯干氧化形成80-100nm的优质的栅介质层41。
更详细地，如图16-图18所示，沿着沟槽T的槽壁向内，在沟槽T的顶部剩余部分中依次形成第一槽栅层42及第二槽栅层43的步骤S46进一步包括：
S461、如图16所示，形成第一掺杂多晶硅材料401，第一掺杂多晶硅材料401至少覆盖沟槽T顶部剩余部分的底部及侧壁；
S462、如图17所示，刻蚀去除沟槽T顶部剩余部分底部的第一掺杂多晶硅材料401和栅介质层41，露出半绝缘电阻场板层32的顶部；
S463、如图18所示，在第一掺杂多晶硅材料401上形成第二掺杂多晶硅材料402，第二掺杂多晶硅材料402至少填满沟槽T顶部剩余部分；
S464、如图19所示，刻蚀氧化层20'上的第二掺杂多晶硅材料402和第一掺杂多晶硅材料401，分别形成第二槽栅层43及第一槽栅层42。
进一步地，如图16所示，在步骤S461中，沉积形成第一掺杂多晶硅材料401，第一掺杂多晶硅材料401至少分布覆盖在沟槽T顶部剩余部分的底部及侧壁上，如可采用低压化学气相原位磷掺杂沉积形成厚度为450-600nm的第一掺杂多晶硅材料401，若没有原位掺杂设备，可以沉积完多晶硅材料后进行一次磷扩散掺杂。
进一步地，如图17所示，在步骤S462中，刻蚀去除沟槽T顶部剩余部分底部的第一掺杂多晶硅材料401和栅介质层41，露出半绝缘电阻场板层32的顶部，再使用各向异性的干法刻蚀去除沟槽T顶部剩余部分底部的第一掺杂多晶硅材料401及其下的栅介质层41。
进一步地，如图18所示，在步骤S463中，在第一掺杂多晶硅材料401上沉积形成第二掺杂多晶硅材料402，第二掺杂多晶硅材料402至少填满沟槽T的顶部剩余部分，如可采用低压化学气相原位磷掺杂沉积形成厚度为500-650nm的第二多晶硅材料402，若没有原位掺杂设备也没有关系，可以将沟槽T的顶部剩余部分封闭起来，进行100KeV、5×10 15cm -2磷离子注入。
进一步地，如图19所示，在步骤S464中，对沉积形成的第二掺杂多晶硅材料402和第一掺杂多晶硅材料401进行光刻和干法刻蚀，刻蚀形成槽栅结构4的图形，得到第二槽栅层43及第一槽栅层42。
其中，刻蚀第二掺杂多晶硅材料402，形成第二槽栅层43；刻蚀第一掺杂多晶硅材料401， 形成第一槽栅层42；第二槽栅层43的底部与半绝缘电阻场板层32电连接。
详细地，在步骤S5中，先在氧化层20'及槽栅结构4上沉积形成隔离介质层，后在隔离介质层中开出源极接触孔和栅极接触孔，再沉积金属层并光刻金属层，形成源极电极和栅极电极；在衬底1远离外延层2的一侧上沉积金属层，形成漏极电极。
更详细地，如图20-图21所示，先在氧化层20'及槽栅结构4上沉积形成隔离介质层50，后在隔离介质层50中开出源极接触孔，再沉积金属层并光刻金属层，形成源极电极5。可以理解的是，栅极电极的形成工艺与此类似，在此不再赘述。
最终，得到如图21所示的电阻场板电导调制场效应MOS器件，本发明的电阻场板电导调制场效应MOS器件在槽栅MOS器件的基础上，于漂移区中增设一个同时与槽栅结构和漏极结构电连接的半绝缘电阻场板，在槽栅结构控制MOS沟道的通断的同时，通过半绝缘电阻场板调制导通态漂移区电导和截止态高压阻断电场分布，能获得更低的导通电阻，数值计算表明，在同等工艺及设计参数条件下，相对于第一代PN结型超结器件，本发明的电阻场板电导调制场效应MOS器件的电流输出能力可以提升70％～105％；同时，在工艺上采用了基于深槽刻蚀的现代2.5维立体加工工艺，利于结构小型化设计和高密度化设计。
此外，需要说明的是，上述实施例的步骤中省略了众所周知的、明显的行业通用清洗等简单过程与条件，这对于本领域的一般技术人员是周知的，这里不再具体详细进行说明；对于一般本专业技术人员来说，该结构的适应性改变，也可以应用于少子小注入情况下的二极管、肖特基二极管及三极管的集电区等耐压漂移区的设计。
综上所述，本发明提供的电阻场板电导调制场效应MOS器件及其制备方法中，在槽栅MOS器件的基础上，于漂移区中增设一个同时与槽栅结构和漏极结构电连接的半绝缘电阻场板，在槽栅结构控制MOS沟道的通断的同时，通过半绝缘电阻场板调节漂移区中的杂质浓度，进而调制导通态漂移区电导和截止态高压阻断电场分布，可以获得更低的导通电阻特性；同时，在工艺上采用了基于深槽刻蚀的现代2.5维立体加工工艺，利于结构小型化设计和高密度化设计，更适应现代集成半导体器件More than Moore(超越摩尔)的发展方向。
上述实施例仅例示性说明本发明的原理及其功效，而非用于限制本发明。任何熟悉此技术的人士皆可在不违背本发明的精神及范畴下，对上述实施例进行修饰或改变。因此，举凡所属技术领域中具有通常知识者在未脱离本发明所揭示的精神与技术思想下所完成的一切等效修饰或改变，仍应由本发明的权利要求所涵盖。

Claims (7)

  1. 一种电阻场板电导调制场效应MOS器件，其特征在于，包括：
    衬底；
    外延层，设置在所述衬底上；
    MOS源极区，设置在所述外延层中且位于所述外延层的顶部；
    MOS沟道区，设置在所述外延层中且位于所述MOS源极区之下；
    槽栅结构，设置在所述外延层的顶部，且垂直覆盖所述MOS源极区与所述MOS沟道区；
    半绝缘电阻场板结构，设置在所述外延层中且与所述衬底电连接，位于所述槽栅结构之下且与所述槽栅结构电连接；
    其中，所述外延层中形成有沟槽，所述沟槽垂直穿过所述MOS源极区、所述MOS沟道区以及所述外延层至所述衬底；所述半绝缘电阻场板结构和所述槽栅结构沿着所述沟槽的底部到顶部方向依次设置在所述沟槽中；
    沿着所述沟槽的槽壁向内，所述半绝缘电阻场板结构包括场板介质层和半绝缘电阻场板层，所述槽栅结构包括栅介质层、第一槽栅层及第二槽栅层；所述第二槽栅层与所述半绝缘电阻场板层电连接；在所述沟槽的底部，所述半绝缘电阻场板层与所述衬底电连接。
  2. 根据权利要求1所述的电阻场板电导调制场效应MOS器件，其特征在于，所述电阻场板电导调制场效应MOS器件还包括：
    MOS沟道接触区，设置在所述外延层的顶部中，与所述MOS沟道区接触。
  3. 根据权利要求2所述的电阻场板电导调制场效应MOS器件，其特征在于，所述电阻场板电导调制场效应MOS器件还包括：
    源极电极，设置在所述MOS沟道接触区上，且与所述MOS沟道接触区两侧的所述MOS源极区电连接；
    漏极电极，设置在所述衬底远离所述外延层的一侧；
    栅极电极，设置在所述槽栅结构上且所述槽栅结构电连接。
  4. 一种电阻场板电导调制场效应MOS器件的制备方法，其特征在于，包括步骤：
    提供衬底，并在所述衬底上形成外延层；
    在所述外延层的顶部内形成MOS沟道区、MOS源极区及MOS沟道接触区；
    形成沟槽，所述沟槽垂直穿过所述MOS源极区、所述MOS沟道区以及所述外延层至所述衬底；
    沿着所述沟槽的底部到顶部方向，在所述沟槽中依次形成半绝缘电阻场板结构和槽栅结构，所述半绝缘电阻场板结构与所述槽栅结构电连接，且所述半绝缘电阻场板结构远离所述槽栅结构的一端与所述衬底电连接；
    形成源极电极、漏极电极及栅极电极；
    其中，沿着所述沟槽的底部到顶部方向，在所述沟槽中依次形成所述半绝缘电阻场板结构和所述槽栅结构的步骤包括：
    对所述沟槽的底部及侧壁进行氧化，形成场板介质层；
    刻蚀去除所述沟槽底部的场板介质层；
    在所述沟槽中填充形成半绝缘电阻场板层，所述沟槽的顶部未完全填满，所述沟槽顶部的剩余部分至少穿过所述MOS沟道区；
    刻蚀去除所述沟槽顶部剩余部分的侧壁的场板介质层；
    对所述沟槽顶部剩余部分的侧壁及底部进行氧化，形成栅介质层；
    沿着所述沟槽的槽壁向内，在所述沟槽顶部剩余部分中依次形成第一槽栅层及第二槽栅层，且所述第二槽栅层的底部与所述半绝缘电阻场板层电连接；
    所述半绝缘电阻场板层和残留的所述场板介质层构成所述半绝缘电阻场板结构，所述第一槽栅层、所述第二槽栅层及所述栅介质层构成所述槽栅结构。
  5. 根据权利要求4所述的电阻场板电导调制场效应MOS器件的制备方法，其特征在于，在所述外延层的顶部内形成所述MOS沟道区、所述MOS源极区及所述MOS沟道接触区的步骤包括：
    进行第一次离子注入和第一次离子扩散，在所述外延层的顶部内形成所述MOS沟道区；
    进行第二次离子注入，形成所述MOS源极区，所述MOS源极区位于所述MOS沟道区之上；
    进行第三次离子注入，形成所述MOS沟道接触区，所述MOS沟道接触区与所述MOS沟道区接触。
  6. 根据权利要求5所述的电阻场板电导调制场效应MOS器件的制备方法，其特征在于，在所述沟槽中形成所述半绝缘电阻场板层的步骤包括：
    向所述沟槽中填充半绝缘多晶硅材料；
    刻蚀去除所述沟槽中填充的部分半绝缘多晶硅材料，暴露出所述沟槽的顶部，所述沟槽的暴露部分至少穿过所述MOS沟道区；
    其中，所述沟槽的暴露部分即为所述沟槽顶部的剩余部分。
  7. 根据权利要求6所述的电阻场板电导调制场效应MOS器件的制备方法，其特征在于，沿着所述沟槽的槽壁向内，在所述沟槽顶部剩余部分中依次形成所述第一槽栅层及所述第二槽栅层的步骤包括：
    形成第一掺杂多晶硅材料，所述第一掺杂多晶硅材料至少覆盖所述沟槽顶部剩余部分的底部及侧壁；
    刻蚀去除所述沟槽顶部剩余部分底部的第一掺杂多晶硅材料和栅介质层，露出所述半绝缘电阻场板层的顶部；
    在所述第一掺杂多晶硅材料上形成第二掺杂多晶硅材料，所述第二掺杂多晶硅材料至少填满所述沟槽顶部的剩余部分；
    刻蚀所述第二掺杂多晶硅材料和所述第一掺杂多晶硅材料，分别形成所述第二槽栅层及所述第一槽栅层。
PCT/CN2021/089923 2020-11-06 2021-04-26 电阻场板电导调制场效应mos器件及其制备方法 WO2022095347A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/925,322 US20240038853A1 (en) 2020-11-06 2021-04-26 Mos device with resistive field plate for realizing conductance modulation field effect and preparation method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202011232183.1 2020-11-06
CN202011232183.1A CN112349785B (zh) 2020-11-06 2020-11-06 电阻场板电导调制场效应mos器件及其制备方法

Publications (1)

Publication Number Publication Date
WO2022095347A1 true WO2022095347A1 (zh) 2022-05-12

Family

ID=74429277

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/089923 WO2022095347A1 (zh) 2020-11-06 2021-04-26 电阻场板电导调制场效应mos器件及其制备方法

Country Status (3)

Country Link
US (1) US20240038853A1 (zh)
CN (1) CN112349785B (zh)
WO (1) WO2022095347A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117558746A (zh) * 2024-01-09 2024-02-13 润新微电子(大连)有限公司 一种含可变电势多场板结构的器件及其制备方法

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112349785B (zh) * 2020-11-06 2022-02-08 中国电子科技集团公司第二十四研究所 电阻场板电导调制场效应mos器件及其制备方法
CN115295627B (zh) * 2022-08-25 2023-09-05 中国电子科技集团公司第二十四研究所 高压功率半导体器件及其制造方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130037880A1 (en) * 2011-08-09 2013-02-14 United Microelectronics Corporation Trench-gate metal oxide semiconductor device and fabricating method thereof
CN104051540A (zh) * 2014-07-03 2014-09-17 肖胜安 超级结器件及其制造方法
CN104576730A (zh) * 2013-10-16 2015-04-29 上海华虹宏力半导体制造有限公司 超级结器件及其制造方法
CN104701380A (zh) * 2014-12-23 2015-06-10 电子科技大学 一种双向mos型器件及其制造方法
CN112349785A (zh) * 2020-11-06 2021-02-09 中国电子科技集团公司第二十四研究所 电阻场板电导调制场效应mos器件及其制备方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8304329B2 (en) * 2008-12-01 2012-11-06 Maxpower Semiconductor, Inc. Power device structures and methods
US8809949B2 (en) * 2009-06-17 2014-08-19 Infineon Technologies Austria Ag Transistor component having an amorphous channel control layer
JP5436241B2 (ja) * 2010-01-25 2014-03-05 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
CN104103694A (zh) * 2014-07-25 2014-10-15 苏州东微半导体有限公司 一种沟槽型绝缘栅场效应晶体管及其制造方法
DE102016114229B3 (de) * 2016-08-01 2017-12-07 Infineon Technologies Austria Ag Transistorbauelement mit einer zwei schichten umfassenden feldelektrodeund sein herstellverfahren
CN107994075B (zh) * 2016-10-26 2020-10-16 深圳尚阳通科技有限公司 沟槽栅超结器件及其制造方法
CN109427881A (zh) * 2017-08-23 2019-03-05 深圳尚阳通科技有限公司 具有屏蔽栅的沟槽栅mosfet及制造方法
JP7374795B2 (ja) * 2020-02-05 2023-11-07 株式会社東芝 半導体装置

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130037880A1 (en) * 2011-08-09 2013-02-14 United Microelectronics Corporation Trench-gate metal oxide semiconductor device and fabricating method thereof
CN104576730A (zh) * 2013-10-16 2015-04-29 上海华虹宏力半导体制造有限公司 超级结器件及其制造方法
CN104051540A (zh) * 2014-07-03 2014-09-17 肖胜安 超级结器件及其制造方法
CN104701380A (zh) * 2014-12-23 2015-06-10 电子科技大学 一种双向mos型器件及其制造方法
CN112349785A (zh) * 2020-11-06 2021-02-09 中国电子科技集团公司第二十四研究所 电阻场板电导调制场效应mos器件及其制备方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117558746A (zh) * 2024-01-09 2024-02-13 润新微电子(大连)有限公司 一种含可变电势多场板结构的器件及其制备方法
CN117558746B (zh) * 2024-01-09 2024-04-16 润新微电子(大连)有限公司 一种含可变电势多场板结构的器件及其制备方法

Also Published As

Publication number Publication date
US20240038853A1 (en) 2024-02-01
CN112349785A (zh) 2021-02-09
CN112349785B (zh) 2022-02-08

Similar Documents

Publication Publication Date Title
WO2022095347A1 (zh) 电阻场板电导调制场效应mos器件及其制备方法
CN112713184B (zh) 具有屏蔽栅的沟槽栅mosfet及其制造方法
US6365942B1 (en) MOS-gated power device with doped polysilicon body and process for forming same
JP3202021B2 (ja) パンチスルー電界効果トランジスタ
US6238981B1 (en) Process for forming MOS-gated devices having self-aligned trenches
JP2012069991A (ja) 超接合デバイスの製造方法
US9698248B2 (en) Power MOS transistor and manufacturing method therefor
JPH03289176A (ja) 半導体装置
US20100065908A1 (en) Alignment of trench for mos
JP2004522319A (ja) ショットキー障壁を持つ半導体デバイスの製造
JP2000252468A (ja) 埋め込みゲートを有するｍｏｓゲート装置およびその製造方法
WO2022095834A1 (zh) 介质共用的电阻场板场效应mos器件及其制备方法
KR20140091956A (ko) 이중 병렬 채널 구조를 갖는 반도체 소자 및 상기 반도체 소자의 제조 방법
CN108447911B (zh) 一种深浅沟槽半导体功率器件及其制备方法
CN117727634B (zh) 金属氧化物半导体器件及其制备方法
JP2850852B2 (ja) 半導体装置
WO2023116383A1 (zh) 带有超结结构的绝缘栅双极型晶体管及其制备方法
CN113284944B (zh) 嵌埋式栅极顶面接触的场效晶体管结构及其制造方法
CN104600119A (zh) 能实现电流双向流通的功率mosfet器件及其制造方法
WO2020098543A1 (zh) 半导体功率器件及其制造方法
CN110164957B (zh) 高压半导体介质耐压终端
TWI517393B (zh) 半導體裝置及其製作方法
CN114628496B (zh) 一种沟槽型功率半导体器件结构及其制作方法
CN113284953B (zh) 一种屏蔽栅沟槽型mosfet结构及其制造方法
KR102251761B1 (ko) 전력 반도체 소자

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21888051

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 17925322

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 21888051

Country of ref document: EP

Kind code of ref document: A1