WO2022067923A1 - 显示面板及显示装置 - Google Patents

显示面板及显示装置 Download PDF

Info

Publication number
WO2022067923A1
WO2022067923A1 PCT/CN2020/124166 CN2020124166W WO2022067923A1 WO 2022067923 A1 WO2022067923 A1 WO 2022067923A1 CN 2020124166 W CN2020124166 W CN 2020124166W WO 2022067923 A1 WO2022067923 A1 WO 2022067923A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel
sub
orthographic projection
color sub
base substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2020/124166
Other languages
English (en)
French (fr)
Inventor
杜丽丽
胡明
周宏军
龙跃
刘聪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Chengdu BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to US17/424,769 priority Critical patent/US12069911B2/en
Priority to CN202080002490.2A priority patent/CN115769700B/zh
Publication of WO2022067923A1 publication Critical patent/WO2022067923A1/zh
Anticipated expiration legal-status Critical
Priority to US18/739,494 priority patent/US12408516B1/en
Priority to US19/261,751 priority patent/US20250338726A1/en
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30—Devices specially adapted for multicolour light emission
    • H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/353—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels characterised by the geometrical arrangement of the RGB subpixels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/124—Insulating layers formed between TFT elements and OLED elements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/30—Devices specially adapted for multicolour light emission
    • H10K59/35—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels
    • H10K59/352—Devices specially adapted for multicolour light emission comprising red-green-blue [RGB] subpixels the areas of the RGB subpixels being different
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/122—Pixel-defining structures or layers, e.g. banks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/131—Interconnections, e.g. wiring lines or terminals

Definitions

  • the embodiments of the present disclosure relate to the field of display technology, and in particular, to a display panel and a display device.
  • OLED Organic Light Emitting Diode
  • a base substrate including a plurality of sub-pixels
  • a first electrode layer located on the base substrate, the first electrode layer includes an anode located in each of the sub-pixels; the anode includes a main body portion and a via portion that are electrically connected to each other;
  • a pixel-defining layer located on the side of the first electrode layer away from the base substrate;
  • the pixel-defining layer includes an opening in each of the sub-pixels, and in the same sub-pixel, the opening is in the
  • the orthographic projection of the base substrate is located within the orthographic projection of the main body portion on the base substrate;
  • a support layer located on the side of the pixel defining layer away from the base substrate;
  • the support layer includes multiple rows of first spacers and multiple rows of second spacers; the first spacers and the second spacers are located in different rows; one row of the first spacers corresponds to one row Columns of sub-pixels, one column of second spacers corresponds to another column of sub-pixels; and the number of sub-pixels in the column where the first spacer is located is different from the number of sub-pixels in the column where the second spacer is located;
  • the anode of at least one sub-pixel in the sub-pixels corresponding to the first spacer extends along a first direction, and the first spacer and the second spacer respectively extend along a second direction;
  • the first spacers and the corresponding sub-pixels in the column direction, the first spacers and the sub-pixels are alternately and repeatedly arranged along the column direction and are in one-to-one correspondence;
  • the orthographic projection of the first spacer in the column direction does not overlap with the orthographic projection of the anode in each sub-pixel in the column direction;
  • the first ratio is greater than the second ratio.
  • the area ratio of the adjacent first spacers in the column direction is 0.8 ⁇ 1.2.
  • first separation distance between adjacent first spacers along the column direction
  • second separation distance between adjacent second spacers along the column direction
  • the width of the first spacer in the column direction is greater than the width of the second spacer in the column direction
  • the width of the first spacer in the row direction is not smaller than the width of the second spacer in the row direction.
  • the sub-pixels corresponding to the second spacers include sub-pixels of the first color and sub-pixels of the second color; wherein, between adjacent second spacers along the column direction, one of the sub-pixels is disposed. an anode of the first color sub-pixel and an anode of the second color sub-pixel;
  • the sub-pixels corresponding to the first spacers include third-color sub-pixels; wherein an anode of the third-color sub-pixels is disposed between adjacent first spacers along the column direction.
  • the column where the first spacer is located and the column where the second spacer is located are alternately arranged in a row direction;
  • the first spacers and the second spacers are alternately arranged on a straight line along the row direction.
  • the width of the first spacer in the row direction has a third ratio to the width of the main portion of the anode in the corresponding sub-pixel in the row direction;
  • the width of the second spacer in the row direction and the width of the main body portion of the anode in one sub-pixel between two adjacent second spacers in the column direction in the row direction have the first four ratios;
  • the third ratio is greater than the fourth ratio.
  • the support layer further includes a plurality of third spacers spaced from the first spacer and the second spacer; the third spacers have an area similar to the The area of the first spacer is different;
  • the orthographic projection of the third spacer in the column direction does not overlap with the orthographic projections of the first spacer and the second spacer in the column direction.
  • the second spacers and the third spacers are alternately arranged in a row, and the adjacent second spacers and the third spacers are provided with one of the The main body of the anode of the first color sub-pixel or the second color sub-pixel.
  • the orthographic projection of the third spacer on the base substrate and the orthographic projection of the via portion in the first color sub-pixel on the base substrate at least have an overlapping area.
  • the width of the third spacer in the column direction has a sixth ratio between the width of the opening in the first color sub-pixel in the column direction, the sixth The ratio is 0.4 to 0.8;
  • the second pitch, the third pitch, the fourth pitch and the fifth pitch are all smaller than the first pitch.
  • the ratio between the second distance and the third distance is 0.8 ⁇ 1.2;
  • the ratio between the fourth pitch and the fifth pitch is 0.8 ⁇ 1.2.
  • the boundary of the orthographic projection of the opening on the base substrate and the orthographic projection of the main body portion on the base substrate in the first color sub-pixel The distance between the nearest neighbor boundaries in the row direction is 1.5-3.0 ⁇ m; and/or,
  • the boundary between the orthographic projection of the opening on the base substrate and the nearest neighbor boundary of the main body portion on the orthographic projection of the base substrate in the first color sub-pixel is 1.5 to 3.0 ⁇ m.
  • the boundary of the orthographic projection of the opening on the base substrate and the orthographic projection of the main body portion on the base substrate in the second color sub-pixel The distance between the nearest neighbor boundaries in the row direction is 1.5-3.0 ⁇ m; and/or,
  • the boundary between the orthographic projection of the opening on the base substrate and the nearest neighbor boundary of the main body portion on the orthographic projection of the base substrate in the second color sub-pixel is 1.5 to 3.0 ⁇ m.
  • the boundary of the orthographic projection of the opening on the base substrate and the orthographic projection of the main body portion on the base substrate in the third color sub-pixel The distance between the nearest neighbor boundaries in the row direction is 1.5-3.0 ⁇ m; and/or,
  • the boundary between the orthographic projection of the opening on the base substrate and the nearest neighbor boundary of the main body portion on the orthographic projection of the base substrate in the third color sub-pixel is 1.5 to 3.0 ⁇ m.
  • the display panel includes a plurality of repeating units, the repeating units include the first color sub-pixel, the second color sub-pixel and the third color sub-pixel; and the same repeating unit wherein the anodes in the first color sub-pixels and the anodes in the second color sub-pixels are arranged along the column direction;
  • the distance in the first direction between the opening in the first color sub-pixel and the opening in the second color sub-pixel is 15-20 ⁇ m.
  • connection lines between the anodes in the first color sub-pixel, the second color sub-pixel and the third color sub-pixel form a triangle
  • the distance in the second direction between the opening in the first color sub-pixel and the opening in the third color sub-pixel is 15-20 ⁇ m.
  • one side of the anode in the second color sub-pixel faces the anode in the first color sub-pixel in the orthographic projection of the base substrate has a first a depression; and the first depression is disposed toward the center of the main body of the second color sub-pixel;
  • the orthographic projections of the second spacers and the third spacers arranged in the column direction in the row direction cover the orthographic projection of the first recesses in the row direction.
  • the orthographic projection of the third spacer in the column direction and the orthographic projection of the via portion in the second color sub-pixel in the column direction have an overlapping area.
  • the main body portion in the third color sub-pixel faces on the orthographic projection side of the base substrate and the via portion in the second color sub-pixel has on the orthographic projection side of the base substrate the second depression;
  • the orthographic projection of the third spacer in the column direction is located within the orthographic projection of the second recess in the column direction.
  • the third spacer, the via portion in the first color subpixel, the via portion in the second color subpixel, and the third color subpixel are arranged on the same straight line.
  • the display device provided by the embodiment of the present disclosure includes the above-mentioned display panel.
  • FIG. 1 is a schematic structural diagram of a display panel according to an embodiment of the present disclosure
  • FIG. 2a is a schematic structural diagram of a pixel circuit provided by an embodiment of the present disclosure.
  • FIG. 2b is a signal timing diagram provided by an embodiment of the present disclosure.
  • FIG. 3 is a schematic diagram of a layout structure of a display panel according to an embodiment of the present disclosure
  • FIG. 4a is a schematic diagram of some active semiconductor layers provided in an embodiment of the present disclosure.
  • 4b is a schematic diagram of some gate conductive layers provided in an embodiment of the present disclosure.
  • 4c is a schematic diagram of some reference conductive layers provided in an embodiment of the present disclosure.
  • 4d is a schematic diagram of some source-drain metal layers provided in an embodiment of the present disclosure.
  • FIG. 4e is a schematic diagram of some first electrode layers provided in an embodiment of the present disclosure.
  • FIG. 4f is a schematic diagram of some first electrode layers and support layers provided by embodiments of the present disclosure.
  • 4g is a schematic diagram of some support layers provided in an embodiment of the present disclosure.
  • 5a is a schematic diagram of some stacking of the active semiconductor layer and the gate conductive layer provided by the embodiments of the present disclosure
  • 5b is a schematic diagram of some stacking of an active semiconductor layer, a gate conductive layer, and a reference conductive layer according to an embodiment of the present disclosure
  • 5c is a schematic diagram of some stacking of an active semiconductor layer, a gate conductive layer, a reference conductive layer, and a source-drain metal layer according to an embodiment of the present disclosure
  • FIG. 5d is a schematic diagram of some stacking of an active semiconductor layer, a gate conductive layer, a reference conductive layer, a source-drain metal layer, and a support layer according to an embodiment of the present disclosure
  • FIG. 6 is a schematic diagram of other first electrode layers provided by embodiments of the present disclosure.
  • the display panel provided by the embodiment of the present disclosure may include: a base substrate 10 .
  • the plurality of sub-pixels may include red sub-pixels, green sub-pixels, and blue sub-pixels.
  • the display panel can use red sub-pixels, green sub-pixels and blue sub-pixels to mix light to realize color display.
  • the embodiments of the present disclosure include but are not limited to this.
  • At least one sub-pixel (eg, each sub-pixel) in the plurality of sub-pixels may include: a pixel circuit 0121 and a light-emitting element 0120 .
  • the pixel circuit 0121 has a transistor and a capacitor, and generates an electrical signal through the interaction of the transistor and the capacitor, and the generated electrical signal is input to the anode of the light-emitting element 0120 .
  • a corresponding voltage is applied to the cathode of the light-emitting element 0120, so that the light-emitting element 0120 can be driven to emit light.
  • the pixel circuit 0121 may include: a driving control circuit 0122, a first lighting control circuit 0123, a second lighting control circuit 0124, a data writing circuit 0126, a storage circuit 0127, a threshold compensation circuit 0128 and a reset circuit 0129.
  • the driving control circuit 0122 may include a control terminal, a first terminal and a second terminal. And the drive control circuit 0122 is configured to supply the light-emitting element 0120 with a drive current for driving the light-emitting element 0120 to emit light.
  • the first light emission control circuit 0123 is connected to the first terminal of the driving control circuit 0122 and the first voltage terminal VDD. And the first light-emitting control circuit 0123 is configured to turn on or off the connection between the driving control circuit 0122 and the first voltage terminal VDD.
  • the second light-emitting control circuit 0124 is electrically connected to the second terminal of the driving control circuit 0122 and the anode of the light-emitting element 0120 . And the second light emitting control circuit 0124 is configured to realize the connection between the driving control circuit 0122 and the light emitting element 0120 to be turned on or off.
  • the data writing circuit 0126 is electrically connected to the first terminal of the driving control circuit 0122 . And the data writing circuit 0126 is configured to write the signal on the data line VD into the memory circuit 0127 .
  • the storage circuit 0127 is electrically connected to the control terminal of the driving control circuit 0122 and the first voltage terminal VDD. And the storage circuit 0127 is configured to store the data signal and the information of the drive control circuit 0122 .
  • the threshold compensation circuit 0128 is electrically connected to the control terminal and the second terminal of the driving control circuit 0122, respectively. And the threshold compensation circuit 0128 is configured to perform threshold compensation on the drive control circuit 0122 .
  • the reset circuit 0129 is also electrically connected to the control terminal of the drive control circuit 0122 and the anode of the light-emitting element 0120, respectively. And the reset circuit 0129 is configured to reset the anode of the light-emitting element 0120 and reset the control terminal of the drive control circuit 0122.
  • the light-emitting element 0120 can be set as an electroluminescent diode, such as at least one of OLED, QLED, micro LED, and mini OLED.
  • the light-emitting element 0120 may include a stacked anode, a light-emitting layer, and a cathode. Further, the light-emitting layer may also include film layers such as a hole injection layer, a hole transport layer, an electron transport layer, and an electron injection layer.
  • the light-emitting element 0120 can be designed and determined according to the requirements of the actual application environment, which is not limited herein.
  • the drive control circuit 0122 includes a drive transistor T1
  • the control end of the drive control circuit 0122 includes the gate of the drive transistor T1
  • the first end of the drive control circuit 0122 includes the first end of the drive transistor T1.
  • the second terminal of the driving control circuit 0122 includes the second terminal of the driving transistor T1.
  • the data writing circuit 0126 includes a data writing transistor T2.
  • the storage circuit 0127 includes a storage capacitor CST.
  • Threshold compensation circuit 0128 includes threshold compensation transistor T3.
  • the first light emission control circuit 0123 includes a light emission control transistor T4.
  • the second light emission control circuit 0124 includes a turn-on control transistor T5.
  • the reset circuit 0129 includes an initialization transistor T6 and a reset transistor T7.
  • the first pole of the data writing transistor T2 is electrically connected to the first pole of the driving transistor T1
  • the second pole of the data writing transistor T2 is configured to be electrically connected to the data line VD to receive the data signal
  • the data writing transistor T1 The gate of T2 is configured to be electrically connected to the scan line GA to receive a signal.
  • the first pole of the storage capacitor CST is electrically connected to the first power supply terminal VDD, and the second pole of the storage capacitor CST is electrically connected to the gate of the driving transistor T1.
  • the first pole of the threshold compensation transistor T3 is electrically connected to the second pole of the driving transistor T1
  • the second pole of the threshold compensation transistor T3 is electrically connected to the gate of the driving transistor T1
  • the gate of the threshold compensation transistor T3 is configured to be connected to the scan line.
  • the GA is electrically connected to receive the signal.
  • the first electrode of the initialization transistor T6 is configured to be electrically connected to the initialization line VINIT to receive the reset signal
  • the second electrode of the initialization transistor T6 is electrically connected to the gate of the drive transistor T1
  • the gate of the initialization transistor T6 is configured to be connected to the reset line
  • the RST is electrically connected to receive the signal.
  • the first pole of the reset transistor T7 is configured to be electrically connected to the initialization line VINIT to receive a reset signal
  • the second pole of the reset transistor T7 is electrically connected to the anode of the light emitting element 0120
  • the gate of the reset transistor T7 is configured to be connected to the reset line RST Electrically connected to receive signals.
  • the first electrode of the light-emitting control transistor T4 is electrically connected to the first power supply terminal VDD
  • the second electrode of the light-emitting control transistor T4 is electrically connected to the first electrode of the driving transistor T1
  • the gate of the light-emitting control transistor T4 is configured to be connected to the light-emitting control line
  • the EM is electrically connected to receive the lighting control signal.
  • the first electrode of the turn-on control transistor T5 is electrically connected to the second electrode of the driving transistor T1
  • the second electrode of the turn-on control transistor T5 is electrically connected to the anode of the light-emitting element 0120
  • the gate of the turn-on control transistor T5 is configured to be connected to the
  • the light emission control line EM is electrically connected to receive the light emission control signal.
  • the cathode of the light-emitting element 0120 is electrically connected to the second power supply terminal VSS.
  • the first electrode and the second electrode of the transistor can be determined as the source electrode or the drain electrode according to the actual application, which is not limited herein.
  • one of the first power supply terminal VDD and the second power supply terminal VSS is a high voltage terminal, and the other is a low voltage terminal.
  • the first power supply terminal VDD is a voltage source to output a constant first voltage, for example, the first voltage is a positive voltage
  • the second power supply terminal VSS can be a voltage source to output a constant first voltage
  • the second voltage for example, the second voltage is 0 or a negative voltage, or the like.
  • the second power supply terminal VSS may be grounded.
  • the signal timing diagram corresponding to the pixel circuit shown in FIG. 2a is shown in FIG. 2b.
  • the working process of the pixel circuit has three stages: T10 stage, T20 stage, and T30 stage.
  • rst represents the signal transmitted on the reset line RST
  • ga represents the signal transmitted on the scan line GA
  • em represents the signal transmitted on the light-emitting control line EM.
  • the signal rst controls the initialization transistor T6 to be turned on, so that the signal transmitted on the initialization line VINIT can be supplied to the gate of the driving transistor T1 to reset the gate of the driving transistor T1.
  • the signal rst controls the reset transistor T7 to be turned on, so as to supply the signal transmitted on the initialization line VINIT to the anode of the light-emitting element 0120 to reset the anode of the light-emitting element 0120 .
  • the signal ga controls the data writing transistor T2 and the threshold compensation transistor T3 to be turned off.
  • the signal em controls both the light-emitting control transistor T4 and the conduction control transistor T5 to be turned off.
  • the signal ga controls the data writing transistor T2 and the threshold compensation transistor T3 to be turned on, and the turned-on data writing transistor T2 makes the data signal transmitted on the data line VD charge the gate of the driving transistor T1, so that the driving The voltage of the gate of the transistor T1 becomes: Vdata+Vth.
  • Vth represents the threshold voltage of the driving transistor T1
  • Vdata represents the voltage of the data signal.
  • the signal rst controls both the initialization transistor T6 and the reset transistor T7 to be turned off.
  • the signal em controls both the light-emitting control transistor T4 and the conduction control transistor T5 to be turned off.
  • the signal em controls both the light-emitting control transistor T4 and the conduction control transistor T5 to be turned on.
  • the turned-on light-emitting control transistor T4 supplies the voltage Vdd of the first power supply terminal VDD to the first electrode of the driving transistor T1, so that the voltage of the first electrode of the driving transistor T1 is Vdd.
  • the driving transistor T1 generates a driving current according to the gate voltage Vdata+
  • the driving current is supplied to the light-emitting element 0120 through the turned-on conduction control transistor T5, and the light-emitting element 0120 is driven to emit light.
  • the signal rst controls the initialization transistor T6 and the reset transistor T7 to be turned off.
  • the signal ga controls the data writing transistor T2 and the threshold compensation transistor T3 to be turned off.
  • the first electrode of the above-mentioned transistor may be its source electrode, and the second electrode may be its drain electrode; or the first electrode may be its drain electrode, and the second electrode may be its source electrode.
  • the requirements of the application are determined by design.
  • the pixel circuit in the sub-pixel may be a structure including other numbers of transistors in addition to the structure shown in FIG. 2a and FIG. 2b, which is not limited in this embodiment of the present disclosure. The following description takes the structure shown in FIG. 2a as an example.
  • the display panel includes a base substrate 10, a transistor array layer disposed on the base substrate 10, a first flat layer located on the side of the transistor array layer away from the base substrate 10, and the first flat layer located away from the base substrate
  • the first electrode layer on the side of 10, the pixel defining layer on the side of the first electrode layer facing away from the base substrate 10, the support layer 100 is formed on the side of the pixel defining layer facing away from the substrate 10, and the supporting layer 100 is formed on the side of the pixel defining layer facing away from the substrate 10.
  • the transistor array layer can be used to form transistors and capacitors in the pixel circuit, and to form scan lines, reset lines, light-emitting control lines EM, initialization lines VINIT, and first power supply signal lines VDD electrically connected to the first power supply terminal VDD, etc. .
  • the transistor array layer may include an active semiconductor layer 0310 , a gate conductive layer 0320 , a reference conductive layer 0330 , and a source-drain metal layer 0340 .
  • the active semiconductor layer 0310 of the pixel circuit 0121 is shown.
  • the active semiconductor layer 0310 may be formed by patterning using a semiconductor material.
  • the active semiconductor layer 0310 can be used to fabricate the above-mentioned driving active layer T1-A of the driving transistor T1, the active layer T2-A of the data writing transistor T2, the active layer T3-A of the threshold compensation transistor T3, and the light-emitting control transistor.
  • each active layer may include A source region, a drain region, and a channel region between the source and drain regions.
  • the active layers of the respective transistors are integrally provided.
  • the active semiconductor layer 0310 may be made of amorphous silicon, polysilicon, oxide semiconductor materials, or the like. It should be noted that, the above-mentioned source region and drain region may be regions doped with n-type impurities or p-type impurities.
  • a gate insulating layer is formed on the above-mentioned active semiconductor layer 0310 for protecting the above-mentioned active semiconductor layer 0310 .
  • the gate conductive layer 0320 of the pixel circuit 0121 is shown.
  • the gate conductive layer 0320 is provided on the side of the gate insulating layer away from the base substrate 10 , so as to be insulated from the active semiconductor layer 0310 .
  • the gate conductive layer 0320 may include the second electrode cc2 of the storage capacitor CST, the scan line GA, the reset line RST, the light emission control line EM, the protrusion TB, the gates T2-G of the data writing transistor T2, and the gate of the threshold compensation transistor T3.
  • the protruding portion of the scanning line GA forms the protruding portion TB.
  • one repeating unit corresponds to at least one scan line GA, at least one reset line RST and at least one light emission control line EM.
  • one repeating unit may correspond to one scan line GA, one reset line RST and one light emission control line EM.
  • the gate T2-G of the data writing transistor T2 may be the portion where the scan line GA overlaps with the active semiconductor layer 0310
  • the gate T4-G of the light-emitting control transistor T4 may be the light-emitting control line
  • the gate T5-G of the turn-on control transistor T5 can be the second part where the light emitting control line EM overlaps with the active semiconductor layer 0310
  • the gate T6 of the initialization transistor T6 -G is the first part where the reset line RST overlaps with the active semiconductor layer 0310
  • the gate T7-G of the reset transistor T7 is the second part where the reset line RST overlaps with the active semiconductor layer 0310
  • the threshold compensation transistor T3 can be
  • the first gate of the threshold compensation transistor T3 may be the portion where the scan line GA overlaps with the active semiconductor layer 0310
  • the second gate of the threshold compensation transistor T3 may be protrude
  • each dotted line in FIG. 5a shows each part where the gate conductive layer 0320 and the active semiconductor layer 0310 overlap.
  • the scan line GA, the reset line RST and the light emission control line EM are arranged along the first direction F1.
  • the scan line GA, the reset line RST and the light emission control line EM extend substantially along the second direction F2.
  • the orthographic projection of the scan line GA on the base substrate 10 is located between the orthographic projection of the reset line RST on the base substrate 10 and the orthographic projection of the light emission control line EM on the base substrate 10 .
  • FIG. 3 only takes the first direction F1 as the column direction and the second direction F2 as the row direction as an example for description.
  • the first direction F1 may also be the row direction
  • the second direction F2 may also be the column direction, which is not limited herein.
  • the second pole cc2 of the storage capacitor CST is located between the scan line GA and the light emission control line EM.
  • the protrusion TB protruding from the scan line GA is located on the side of the scan line GA away from the light emission control line EM.
  • the protrusion TB protrudes from the scanning line GA in a direction opposite to the arrow in the first direction F1.
  • an interlayer dielectric layer is formed on the above-mentioned gate conductive layer 0320 to protect the above-mentioned gate conductive layer 0320 .
  • the reference conductive layer 0330 of the pixel circuit 120 a is shown.
  • the reference conductive layer 0330 includes the first pole cc1 of the storage capacitor CST, the initialization line VINIT, and the light shielding layer ZG.
  • the first pole cc1 of the storage capacitor CST and the second pole cc2 of the storage capacitor CST at least partially overlap to form the storage capacitor CST.
  • the first pole cc1 of the storage capacitor CST has a hollow area LQ
  • the orthographic projection of the hollow area LQ on the base substrate 10 may overlap with the orthographic projection of the second pole cc2 of the storage capacitor CST on the base substrate 10 . area.
  • the orthographic projection of the light shielding layer ZG on the base substrate 10 and the drain region of the initialization transistor T6 in the active semiconductor layer 0310 (that is, the drain region of the initialization transistor T6 )
  • the side of the region electrically connected to the gate of the driving transistor T1 ) overlaps in the orthographic projection of the base substrate 10 . In this way, the influence of light on the initialization transistor T6 can be reduced, and the reset accuracy can be improved.
  • the threshold compensation transistor T3 is a double-gate transistor.
  • the light shielding layer ZG shields the active layer part between the two gates of the threshold compensation transistor T3, because the threshold compensation transistor T3 is directly connected to the driving transistor T1, which can stabilize the working state of the driving transistor T1.
  • an interlayer insulating layer is formed on the above-mentioned reference conductive layer 0330 to protect the above-mentioned reference conductive layer 0330 .
  • the source-drain metal layer 0340 of the pixel circuit 0121 is shown, and the source-drain metal layer 0340 is located on the side of the interlayer insulating layer away from the base substrate 10 .
  • the source-drain metal layer 0340 may include a first power signal line VDD, a data line VD, a first transfer portion ZB1, a second transfer portion ZB2, and an anode transfer portion YZ.
  • each sub-pixel spx includes a first transfer portion ZB1, a second transfer portion ZB2, and an anode transfer portion YZ, respectively.
  • the anode transfer part YZ is electrically connected to the conductive region of the active layer of the conduction control transistor through the second via GK2 .
  • the second via hole GK2 penetrates through the interlayer insulating layer, the interlayer dielectric layer and the gate insulating layer.
  • the first end of the first adapter ZB1 is electrically connected to the initialization line VINIT through the through hole TK01
  • the second end of the first adapter ZB1 is electrically connected through the through hole.
  • TK02 is electrically connected to the source region of the initialization transistor T6 in the active semiconductor layer 0310 (eg, the source region of the initialization transistor T6 in the active semiconductor layer 0310 and the source region of the reset transistor T7 in an integrated structure).
  • the through hole TK01 penetrates through the interlayer insulating layer.
  • the through hole TK02 penetrates through the interlayer insulating layer, the interlayer dielectric layer and the gate insulating layer.
  • the first end of the second transfer portion ZB2 communicates with the drain region of the initialization transistor T6 in the active semiconductor layer 0310 (the drain region of the initialization transistor T6 through the through hole TK03 ).
  • the drain region is electrically connected to the gate of the driving transistor
  • the second end of the second transfer portion ZB2 is electrically connected to the second pole cc2 of the storage capacitor CST (ie, the gate of the driving transistor) through the through hole TK04.
  • the through hole TK03 penetrates through the interlayer insulating layer, the interlayer dielectric layer and the gate insulating layer.
  • the through hole TK04 penetrates through the interlayer insulating layer and the interlayer dielectric layer.
  • the anode transfer part YZ is electrically connected to the drain region of the second light emitting control circuit 0124 in the active semiconductor layer 0310 through the second via hole GK2 .
  • the second via hole GK2 penetrates through the interlayer insulating layer, the interlayer dielectric layer and the gate insulating layer.
  • the data line VD is electrically connected to the source region of the data writing transistor T2 in the active semiconductor layer 0310 through the through hole TK05 .
  • the through hole TK05 penetrates through the interlayer insulating layer, the interlayer dielectric layer and the gate insulating layer.
  • the first power signal line VDD is electrically connected to the source region of the light emitting control transistor T4 in the active semiconductor layer 0310 through the through hole TK06 .
  • the through hole TK06 penetrates through the interlayer insulating layer, the interlayer dielectric layer and the gate insulating layer.
  • the first power signal line VDD and the data line VD are arranged along the second direction F2, and the first power signal line VDD and the data line VD are roughly along the first direction F1 extension. It should be noted that, in the actual process, due to the limitations of process conditions or other factors such as the arrangement of wiring or via holes, the extension directions of the first power signal line VDD and the data line VD only need to roughly meet the above conditions, and they belong to the present invention. The scope of protection of the invention.
  • an auxiliary insulating layer may also be formed on the above-mentioned source-drain metal layer 0340 to protect the above-mentioned source-drain metal layer 0340 .
  • An auxiliary conductive layer may also be formed on the side of the auxiliary insulating layer away from the base substrate 10, so that the auxiliary conductive layer can be electrically connected to the first power supply signal line VDD to reduce the resistance of the first power supply signal line VDD.
  • a first flat layer is formed on the above-mentioned source-drain metal layer 0340 for protecting the above-mentioned source-drain metal layer 0340 .
  • a first electrode layer is formed away from the first flat layer.
  • the first electrode layer includes an anode located in each sub-pixel. The anode in each sub-pixel is electrically connected to the anode transfer part YZ through the first via hole GK1. Moreover, the first via hole GK1 penetrates through the first flat layer.
  • the plurality of sub-pixels include a first color sub-pixel spx1 and a second color sub-pixel spx2 adjacent along the first direction F1; wherein the first color sub-pixel spx1 includes an anode YG1. , the second color sub-pixel spx2 includes an anode YG2.
  • the orthographic projection of the first via hole GK1 in the first color sub-pixel spx1 on the base substrate 10 is located in the main body portion ZT1 in the first color sub-pixel spx1 and the main body portion ZT2 in the second color sub-pixel spx2 on the base substrate 10 between the orthographic projections.
  • the display panel includes a plurality of repeating units PX; each repeating unit PX includes at least one first color sub-pixel spx1 and at least one second color sub-pixel spx2.
  • each repeating unit PX includes a first color sub-pixel spx1 and a second color sub-pixel spx2 adjacent along the first direction F1, and the two adjacent repeating units have two first recesses AX1 and two first overhangs. hole GK1; and, in the first direction F1, two first recesses AX1 and two first via holes GK1 of at least two adjacent repeating units are arranged on the same straight line.
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel
  • the red sub-pixel and the green sub-pixel are adjacent along the first direction F1.
  • the schematic diagrams of the layout structure of the pixel circuits included in each sub-pixel are arranged in an array along the first direction and the second direction. That is, the layout structure of the pixel circuits included in each sub-pixel is periodically arranged in the row direction and the column direction. Further, a plurality of repeating units PX are arranged along the second direction F2 to form a repeating unit group PXZ, and the repeating unit group PXZ is arranged along the first direction F1. And, the repeating unit includes a first color sub-pixel spx1 and a second color sub-pixel spx2 sequentially arranged along the first direction F1.
  • the anode in the second color sub-pixel spx2 faces the anode in the first color sub-pixel spx1 in the orthographic projection of the base substrate 10 and has a first recess AX1 on the orthographic side of the base substrate 10, that is, the first recess AX1 is provided in the main body portion ZT2 in the second color sub-pixel spx2.
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel.
  • one repeating unit group PXZ may correspond to one scan line GA, one reset line RST and one light emission control line EM.
  • the repeating unit further includes at least one sub-pixel spx3 of the third color.
  • the repeat unit may include a third color sub-pixel spx3.
  • the connecting lines between the anodes in the adjacent first color sub-pixel spx1, second color sub-pixel spx2 and third color sub-pixel spx3 form a triangle.
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel
  • the third color sub-pixel spx3 is a blue sub-pixel.
  • the red sub-pixel, green sub-pixel and blue sub-pixel The lines between the anodes in the color subpixels form triangles.
  • the anode may include a main body portion and a via portion that are electrically connected to each other; wherein the orthographic projection of the via portion on the base substrate 10 covers the first via GK1 on the base substrate. 10, and in each sub-pixel, the via portion is electrically connected to the anode transfer portion YZ through the first via GK1.
  • the anode YG1 in the first color sub-pixel spx1 may further include a first connection part LB1 electrically connected between the main body part ZT1 and the via hole part GB1, that is, the main body part ZT1 in the first color sub-pixel spx1 passes through.
  • the first connection portion LB1 is electrically connected to the via hole portion GB1.
  • the anode YZ2 in the second color sub-pixel spx2 further includes a second connection part LB2 electrically connected between the main body part ZT2 and the via hole part GB2, that is, the main body part ZT2 in the second color sub-pixel spx2 passes through the second connection part LB2 It is electrically connected to the via hole GB2.
  • the main body portion ZT3 in the third color sub-pixel spx3 is directly electrically connected to the via hole portion GB3. For example, if the first color sub-pixel spx1 is a red sub-pixel, the main body portion in the red sub-pixel is electrically connected to the via portion through the first connection portion.
  • the second color sub-pixel spx2 is a green sub-pixel, and the main body portion in the green sub-pixel is electrically connected to the via portion through the second connection portion.
  • the third color sub-pixel spx3 is a blue sub-pixel, and the main body portion in the blue sub-pixel is directly electrically connected to the via portion.
  • the first connection portion extends along the first direction F1.
  • the second connection portion extends along the third direction F3.
  • the third direction F3 is different from the first direction F1 and the second direction F2.
  • the third direction F3 has an included angle with the first direction F1 and the second direction F2 respectively, so that the second connecting portion can be extended obliquely upward.
  • the main body in the third color sub-pixel spx3 faces the first via GK1 in the second color sub-pixel spx2 on the orthographic projection of the base substrate 10
  • the main body part in the third color sub-pixel spx3 faces the via hole part GB2 in the second color sub-pixel spx2 on the orthographic projection side of the base substrate 10 has the first Two recessed AX2.
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel.
  • the main part of the blue sub-pixel is in
  • the orthographic projection of the base substrate 10 faces the first via hole GK1 in the green sub-pixel and has a second recess AX2 on the orthographic side of the base substrate 10 .
  • the orthographic projection of the first via hole GK1 in the first color sub-pixel spx1 on the base substrate 10 is located at the anode YZ1 in the first color sub-pixel spx1. and the anode YZ2 in the second color sub-pixel spx2 is between the orthographic projections of the base substrate 10 .
  • the orthographic projection of the first via hole GK1 in the second color sub-pixel spx2 on the base substrate 10 is located in the via hole in the first color sub-pixel spx1
  • the portion GB1 and the main body portion ZT3 in the third color sub-pixel spx3 are between the orthographic projections of the base substrate 10 .
  • the orthographic projections of the first via hole GK1 in the second color sub-pixel spx2, the via hole portion GB1 in the first color sub-pixel spx1, and the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 are located at On the same straight line, and the straight line may be substantially parallel to the first direction F1.
  • the orthographic projection of the first via hole GK1 in the sub-pixel spx3 of the third color on the base substrate 10 is located in the second recess AX2 on the base substrate 10 .
  • the orthographic projection is away from the via portion GB2 in the second color sub-pixel spx2 on the side of the orthographic projection of the base substrate 10 .
  • the second color subpixel spx2 is a green subpixel
  • the first color subpixel spx1 is a red subpixel
  • the third color subpixel spx3 is a blue subpixel.
  • the first via hole in the red subpixel The orthographic projection of GK1 on the base substrate 10 is located between the anode in the red sub-pixel and the orthographic projection of the anode in the green sub-pixel on the base substrate 10 .
  • the orthographic projection of the first via hole GK1 in the green sub-pixel on the base substrate 10 is located between the orthographic projection of the via hole portion in the red sub-pixel and the main portion of the blue sub-pixel on the base substrate 10 .
  • the orthographic projection of the first via hole GK1 in the blue sub-pixel on the base substrate 10 is located in the orthographic projection of the second recess AX2 on the base substrate 10 away from the orthographic projection of the via hole in the green sub-pixel on the base substrate 10 side.
  • the orthographic projection of the first recess AX1 of the anode in the second color sub-pixel spx2 in the second direction F2 is the same as that in the first color sub-pixel spx1.
  • the orthographic projection of the first via hole GK1 on the second direction F2 at least has an overlapping area; wherein the first direction F1 is different from the second direction F2.
  • the first color subpixel spx1 is a red subpixel
  • the second color subpixel spx2 is a green subpixel
  • the third color subpixel spx3 is a blue subpixel.
  • the first color of the anode in the green subpixel is the first
  • the orthographic projection of the recess AX1 in the second direction F2 and the orthographic projection of the first via hole GK1 in the red sub-pixel in the second direction F2 at least have an overlapping area.
  • the orthographic projection in the second direction F2 refers to the line projection of the anode first recess AX1 of the green sub-pixel and the first via hole GK1 in the red sub-pixel on the straight line where the second direction F2 is located.
  • the line projection lengths of the two overlap.
  • the orthographic projection in the first or second direction in this application both refers to the line projection on the straight line where the first direction or the second direction is located.
  • the orthographic projection of the second recess AX2 of the main body in the third color sub-pixel spx3 in the first direction F1 is the same as that in the second color sub-pixel spx2.
  • the orthographic projection of the first via hole GK1 in the first direction F1 at least has an overlapping area.
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second-color sub-pixel spx2 is a green sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel.
  • the orthographic projection of the second recess AX2 in the first direction F1 and the orthographic projection of the first via hole GK1 in the green sub-pixel in the first direction F1 at least have an overlapping area.
  • the orthographic projection of the first recess AX1 of the anode in the second color sub-pixel spx2 in the second direction F2 covers the first-color sub-pixel spx1 in the orthographic projection.
  • the orthographic projection of the first recess AX1 of the anode in the second color subpixel spx2 in the second direction F2 covers the orthographic projection of the via hole GB1 in the first color subpixel spx1 in the second direction F2.
  • the first color subpixel spx1 is a red subpixel
  • the second color subpixel spx2 is a green subpixel
  • the third color subpixel spx3 is a blue subpixel.
  • the first color of the anode in the green subpixel is the first
  • the orthographic projection of the recess AX1 in the second direction F2 covers the orthographic projection of the first via hole GK1 in the red sub-pixel in the second direction F2.
  • the orthographic projection of the second recess AX2 of the main body part ZT3 in the third color sub-pixel spx3 in the first direction F1 covers the second color sub-pixel spx2
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel
  • the third color sub-pixel spx3 is a blue sub-pixel.
  • the orthographic projection of the recess AX2 in the first direction F1 covers the orthographic projection of the first via hole GK1 in the green sub-pixel in the first direction F1.
  • the orthographic projection of the second recess AX2 of the main body part ZT3 in the third color sub-pixel spx3 in the first direction F1 covers the second color sub-pixel spx2
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel
  • the third color sub-pixel spx3 is a blue sub-pixel.
  • the orthographic projection of the recess AX2 in the first direction F1 covers the orthographic projection of the via hole portion GB2 in the green sub-pixel in the first direction F1.
  • the main body part ZT2 in the second color sub-pixel spx2 has a first recess AX1, and in the same repeating unit, the orthographic projection of the first recess AX1 in the second direction F2 covers The orthographic projection of the via portion in the first color sub-pixel spx1 on the second direction F2.
  • the second color sub-pixel spx2 is a green sub-pixel
  • the first-color sub-pixel spx1 is a red sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel
  • the main part of the green sub-pixel has the first recess AX1
  • the orthographic projection of the first recess AX1 in the second direction F2 covers the orthographic projection of the via portion in the red sub-pixel in the second direction F2.
  • the orthographic projection of the second recess AX2 of the main body part ZT3 in the third color sub-pixel spx3 in the first direction F1 covers the second color sub-pixel spx2
  • the second color sub-pixel spx2 is a green sub-pixel
  • the first color sub-pixel spx1 is a red sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel, then in the same repeating unit, the main part of the blue sub-pixel
  • the orthographic projection of the second recess AX2 in the first direction F1 covers the orthographic projection of the via portion in the green sub-pixel in the first direction F1.
  • the edge of the orthographic projection of the first recess AX1 on the base substrate 10 and the edge of the orthographic projection of the via portion GB1 in the first color sub-pixel spx1 on the base substrate 10 roughly parallel.
  • the second color sub-pixel spx2 is a green sub-pixel
  • the first color sub-pixel spx1 is a red sub-pixel
  • the third color sub-pixel spx3 is a blue sub-pixel.
  • the first recess AX1 is in the base substrate 10 .
  • the edge of the orthographic projection of is substantially parallel to the edge of the orthographic projection of the via portion in the red sub-pixel on the base substrate 10 . It should be noted that, in the actual process, due to the limitation of process conditions or other factors such as the arrangement of wirings or vias, the above-mentioned parallel relationship only needs to roughly satisfy the above-mentioned conditions, which all belong to the protection scope of the present invention.
  • the edge of the orthographic projection of the second recess AX2 on the base substrate 10 is approximately the same as the edge of the orthographic projection of the main body portion ZT2 in the second color sub-pixel spx2 on the base substrate 10 parallel.
  • the second color sub-pixel spx2 is a green sub-pixel
  • the first color sub-pixel spx1 is a red sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel.
  • the second recess AX2 is in the base substrate 10 .
  • the edge of the orthographic projection of the green sub-pixel is substantially parallel to the edge of the orthographic projection of the main body portion in the green sub-pixel on the base substrate 10 . It should be noted that, in the actual process, due to the limitation of process conditions or other factors such as the arrangement of wirings or vias, the above-mentioned parallel relationship only needs to roughly satisfy the above-mentioned conditions, which all belong to the protection scope of the present invention.
  • the edge of the orthographic projection of the first recess AX1 on the base substrate 10 and the edge of the orthographic projection of the via portion ZT1 in the first color sub-pixel spx1 on the base substrate 10 The first distance between them is not less than 2.5 ⁇ m.
  • the second color sub-pixel spx2 is a green sub-pixel
  • the first-color sub-pixel spx1 is a red sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel
  • the first recess AX1 is on the edge of the orthographic projection of the base substrate 10
  • the first distance from the edge of the orthographic projection of the via portion in the red sub-pixel to the base substrate 10 is not less than 2.5 ⁇ m.
  • the first distance between the edge of the orthographic projection of the first recess AX1 on the base substrate 10 and the edge of the orthographic projection of the via portion in the red sub-pixel on the base substrate 10 is 2.5 ⁇ 20 ⁇ m.
  • the first distance may be set to 2.5 ⁇ m.
  • the first distance may be set to 3.5 ⁇ m, or the first distance may be set to 5.5 ⁇ m, or the first distance may be set to 10 ⁇ m, or the first distance may be set to 20 ⁇ m.
  • the first distance can be set to 3.5 ⁇ m when mass-producing the display panel in combination with the precision of the manufacturing process and the equipment.
  • the value of the first distance can be set according to the requirements of practical applications, which is not limited here.
  • the edge of the orthographic projection of the second recess AX2 on the base substrate 10 and the edge of the orthographic projection of the main body portion ZT2 in the second color sub-pixel spx2 on the base substrate 10 are between.
  • the second distance between them is not less than 2.5 ⁇ m.
  • the second distance between the edge of the orthographic projection of the second recess AX2 on the base substrate 10 and the edge of the orthographic projection of the main body portion ZT2 in the second color sub-pixel spx2 on the base substrate 10 is 2.5 ⁇ 20 ⁇ m.
  • the second color sub-pixel spx2 is a green sub-pixel
  • the first-color sub-pixel spx1 is a red sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel
  • the orthographic projection of the second recess AX2 on the base substrate 10 The second distance between the edge of the green sub-pixel and the edge of the orthographic projection of the via portion in the green sub-pixel on the base substrate 10 is not less than 2.5 ⁇ m. Further, the second distance is 2.5 ⁇ 20 ⁇ m, and the second distance may be set to 2.5 ⁇ m.
  • the second distance may be set to 3.5 ⁇ m, or the second distance may be set to 5.5 ⁇ m, or the second distance may be set to 10 ⁇ m, or the second distance may be set to 20 ⁇ m.
  • the second distance can be set to 3.5 ⁇ m when the display panel is mass-produced in combination with the precision of the manufacturing process and the equipment.
  • the value of the second distance can be set according to the requirements of practical applications, which is not limited here.
  • the transistor array layer includes driving transistors located in each sub-pixel.
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel
  • the third color sub-pixel spx3 is a blue sub-pixel.
  • the channel regions of the driving transistors in the sub-pixels have overlapping regions on the orthographic projection of the base substrate 10 .
  • the orthographic projection of the anode in the red sub-pixel on the base substrate 10 does not overlap with the orthographic projection of the channel region of each driving transistor on the base substrate 10 .
  • the orthographic projection of the anode in the red sub-pixel on the base substrate 10 and the orthographic projection of the pixel circuit in the red sub-pixel on the base substrate 10 have an overlapping area.
  • one repeating unit corresponds to one scan line GA, one reset line RST and one light emission control line EM.
  • a repeating unit group PXZ corresponds to a scanning line GA, a reset line RST and a light-emitting control line EM, that is, the pixel circuits in a repeating unit group PXZ are electrically connected to the same scanning line GA, the same reset line RST and the same A luminous control line EM.
  • the orthographic projection of the scanning line GA on the base substrate 10 is located between the orthographic projection of the reset line RST and the light emission control line EM on the base substrate 10 between.
  • the orthographic projection of the scan lines GA on the base substrate 10 is located at the orthographic projection of the reset lines RST and the luminescence control lines EM on the base substrate 10 between.
  • the orthographic projection of the reset line RST on the base substrate 10 and the anode in the red sub-pixel controlled by the reset line RST are on the base substrate.
  • the orthographic projections of 10 do not overlap, the orthographic projection of the light emission control line EM on the base substrate 10 and the orthographic projection of the anode in the green sub-pixel controlled by the light emission control line EM on the base substrate 10 have an overlapping area, and the scanning line GA has an overlapping area.
  • the orthographic projection on the base substrate 10 does not overlap with the orthographic projection of each anode controlled by the scanning line GA on the base substrate 10 .
  • the orthographic projection of the reset line RST on the base substrate 10 does not overlap with the orthographic projection of the anode in the red sub-pixel controlled by the reset line RST on the base substrate 10, and the light emission control line
  • the orthographic projection of the EM on the base substrate 10 and the orthographic projection of the anode in the green sub-pixel controlled by the luminescence control line EM on the base substrate 10 have an overlapping area, and the orthographic projection of the scanning line GA on the base substrate 10 and the scanning The orthographic projections of the anodes controlled by the line GA on the base substrate 10 do not overlap.
  • the orthographic projection of the light-emitting control line EM controlling the repeating unit on the base substrate 10 and the orthographic projection of the anode in the blue sub-pixel and the anode in the green sub-pixel on the base substrate 10 respectively have In the overlapping area, the orthographic projection of the reset line RST and the scanning line GA of the repeating unit on the base substrate 10 is controlled not to overlap with the orthographic projection of each anode on the base substrate 10 .
  • the reset line RST is a signal line for controlling the initialization transistor T6 and the reset transistor T7 in one repeating unit.
  • the light-emitting control line EM is a signal line for controlling the light-emitting control transistor T4 and the turn-on control transistor T5 in one repeating unit.
  • the scan line GA is a signal line for controlling the data writing transistor T2 and the threshold compensation transistor T3 in one repeating unit.
  • the reset line RST is a signal line for controlling the initialization transistor T6 and the reset transistor T7 in one repeating unit group.
  • the light-emitting control line EM is a signal line for controlling the light-emitting control transistor T4 and the turn-on control transistor T5 in one repeating unit group.
  • the scan line GA is a signal line for controlling the data writing transistor T2 and the threshold compensation transistor T3 in one repeating unit group.
  • the orthographic projection of the reset line on the base substrate 10 and the orthographic projection of the anode in the red sub-pixel on the base substrate 10 have an overlapping area, and the light-emitting control line is at
  • the orthographic projection of the base substrate 10 and the orthographic projection of the anodes in the green sub-pixels on the base substrate 10 have an overlapping area, and the orthographic projection of the scan lines on the base substrate 10 does not intersect with the orthographic projection of each anode on the base substrate 10 stack.
  • the orthographic projection of the anode in the third-color sub-pixel spx3 on the base substrate 10 is respectively related to controlling the reset of the pixel circuit in the third-color sub-pixel spx3.
  • the lines and the light emission control lines have overlapping regions on the orthographic projection of the base substrate 10 .
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second-color sub-pixel spx2 is a green sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel.
  • the anode in the blue sub-pixel is lining
  • the orthographic projections of the base substrate 10 and the orthographic projections of the reset lines and the light emission control lines on the base substrate 10 have overlapping regions, respectively.
  • the first via hole GK1 and the second via hole GK2 in the red sub-pixel have a first overlapping area on the orthographic projection of the base substrate 10 .
  • the orthographic projection of the first via hole GK1 and the second via hole GK2 in the green sub-pixel has a second overlapping area on the base substrate 10 .
  • the orthographic projection of the first via hole GK1 and the second via hole GK2 in the blue sub-pixel has a third overlapping area on the base substrate 10 .
  • the area of the first overlapping area is not larger than the area of the second overlapping area.
  • the area of the first overlapping area is not larger than that of the third overlapping area.
  • the area of the third overlapping region can be made to be substantially equal to that of the second overlapping region. It should be noted that, in the actual process, due to the limitation of process conditions or other factors such as the arrangement of wirings or vias, as long as the above-mentioned equality relationship roughly satisfies the above-mentioned conditions, it belongs to the protection scope of the present invention.
  • the area of the first overlapping region is 0 ⁇ 0.9 ⁇ m.
  • the area of the first overlapping region may also be 0.5 ⁇ m, or the area of the first overlapping region may also be 0.9 ⁇ m.
  • the area of the first overlapping region may be 0, so that the orthographic projections of the first via hole GK1 and the second via hole GK2 in the red sub-pixel on the base substrate 10 do not overlap.
  • the area of the second overlapping region is 0 ⁇ 0.9 ⁇ m.
  • the area of the second overlapping region may also be 0.5 ⁇ m, or the area of the second overlapping region may also be 0.9 ⁇ m.
  • the area of the second overlapping region may be 0, so that the orthographic projections of the first via hole GK1 and the second via hole GK2 in the green sub-pixel on the base substrate 10 do not overlap.
  • the area of the third overlapping region is 0 ⁇ 0.9 ⁇ m.
  • the area of the third overlapping region may also be 0.5 ⁇ m, or the area of the third overlapping region may also be 0.9 ⁇ m.
  • the area of the third overlapping region may be 0, so that the orthographic projections of the first via hole GK1 and the second via hole GK2 in the blue sub-pixel on the base substrate 10 do not overlap.
  • the second overlapping area may be set larger. Some to ensure the distance between the anodes in the blue sub-pixel and the green sub-pixel to avoid color mixing.
  • the first vias GK1 in adjacent repeating units along the second direction F2 are arranged in sequence approximately along the second direction F2.
  • the first vias in the repeating unit group The GK1 are arranged in sequence substantially along the second direction F2.
  • the orthographic projections of the first via holes GK1 in the adjacent repeating units along the second direction F2 on the first direction F1 overlap.
  • the orthographic projections of the first via hole GK1 in the repeating unit group in the first direction F1 overlap. It should be noted that, in the actual process, due to the limitation of process conditions or other factors such as the arrangement of wirings or vias, the arrangement relationship of the first vias GK1 only needs to roughly satisfy the above conditions, which belong to the protection scope of the present invention.
  • a pixel defining layer is formed on the side of the first electrode layer away from the base substrate 10 , and the pixel defining layer includes openings in each sub-pixel, and the same sub-pixel , the orthographic projection of the opening on the base substrate 10 is located within the orthographic projection of the anode on the base substrate 10 .
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel
  • the third color sub-pixel spx3 is a blue sub-pixel
  • the red sub-pixel has an opening KK1
  • the green sub-pixel has an opening KK2
  • the blue subpixel has an opening KK3. It should be noted that the region where the opening in each sub-pixel is located corresponds to the light-emitting region of the sub-pixel.
  • the orthographic projection of the opening on the base substrate 10 is a rectangle.
  • the orthographic projections of the openings in the first color sub-pixel spx1 and the second color sub-pixel spx2 on the base substrate 10 are both rectangles.
  • the first color subpixel spx1 is a red subpixel
  • the second color subpixel spx2 is a green subpixel
  • the third color subpixel spx3 is a blue subpixel
  • the orthographic projections of KK2 on the base substrate 10 are all rectangles.
  • the area of the opening in the third color sub-pixel spx3 is larger than the area of the opening in the second color sub-pixel spx2, and the opening in the second color sub-pixel spx2 is The area is larger than the area of the opening in the first color sub-pixel spx1.
  • the first color subpixel spx1 is a red subpixel
  • the second color subpixel spx2 is a green subpixel
  • the third color subpixel spx3 is a blue subpixel
  • the area of the opening KK3 in the blue subpixel is larger than that of the green subpixel
  • the area of the opening KK2 in the green sub-pixel is larger than the area of the opening KK1 in the red sub-pixel.
  • the opening area in each sub-pixel can be inversely proportional to the light-emitting life of the sub-pixel.
  • the area of the opening in the color sub-pixel is larger than the area of the opening in the green sub-pixel
  • the area of the opening in the green sub-pixel is larger than the area of the opening in the red sub-pixel.
  • the orthographic projection of the opening on the base substrate 10 faces the first via GK1 in the third color sub-pixel spx3 in the substrate.
  • One side of the orthographic projection of the substrate 10 has an opening recess AX0.
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel.
  • the opening KK3 is in the base substrate 10
  • the orthographic projection of the first via hole GK1 has an opening recess AX0 on the side of the orthographic projection of the base substrate 10 .
  • the orthographic projection of the opening recess AX0 in the first direction F1 covers the orthographic projection of the first via GK1 in the first direction F1.
  • the first color subpixel spx1 is a red subpixel
  • the second color subpixel spx2 is a green subpixel
  • the third color subpixel spx3 is a blue subpixel.
  • the opening recess AX0 is in the first direction
  • the orthographic projection on F1 covers the orthographic projection of the first via hole GK1 on the first direction F1.
  • the opening recess AX0 is on the edge of the orthographic projection of the base substrate 10 and the first via hole GK1 is on the positive side of the base substrate 10 .
  • the projected edges are roughly parallel.
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel.
  • the opening recess AX0 is in the base substrate.
  • the edge of the orthographic projection of 10 is substantially parallel to the edge of the orthographic projection of the first via hole GK1 on the base substrate 10 . It should be noted that, in the actual process, due to the limitation of process conditions or other factors such as the arrangement of wiring or vias, the above-mentioned parallel relationship only needs to roughly satisfy the above-mentioned conditions, which all belong to the protection scope of the present invention.
  • the opening recess AX0 is on the edge of the orthographic projection of the base substrate 10 and the first via hole GK1 is on the positive side of the base substrate 10 .
  • the third distance between the projected edges is not less than 2.25 ⁇ m. Further, the third distance is 2.25 ⁇ 20 ⁇ m.
  • the first color sub-pixel spx1 is a red sub-pixel
  • the second color sub-pixel spx2 is a green sub-pixel
  • the third-color sub-pixel spx3 is a blue sub-pixel.
  • the opening recess AX0 is in the base substrate.
  • the third distance between the edge of the orthographic projection of 10 and the edge of the orthographic projection of the first via hole GK1 on the base substrate 10 is not less than 2.25 ⁇ m.
  • the third distance may be set to 2.25 ⁇ m.
  • the third distance may be set to 2.5 ⁇ m.
  • the third distance may be set to 20 ⁇ m.
  • the third distance can be set to 2.5 ⁇ m when the display panel is mass-produced in combination with the precision of the fabrication process and the equipment.
  • the value of the third distance can be set according to the requirements of practical applications, which is not limited here.
  • the main body ZT3 of the anode YG3 faces the third part of the anode YG3 of the third color sub-pixel spx3 in the orthographic projection of the base substrate 10 .
  • a via hole GK1 has a third recess AX3 on the side of the orthographic projection of the base substrate 10 , and the third recess AX3 is substantially parallel to the opening recess AX0 .
  • the first color subpixel spx1 is a red subpixel
  • the second color subpixel spx2 is a green subpixel
  • the third color subpixel spx3 is a blue subpixel.
  • the main body ZT3 of the anode YG3 is in the blue subpixel
  • the first via hole GK1 of the orthographic projection of the base substrate 10 facing the anode YG3 of the third color sub-pixel spx3 has a third recess AX3 on the side of the orthographic projection of the base substrate 10 , and the third recess AX3 is approximately the same as the opening recess AX0 parallel.
  • the edge of the orthographic projection of the third recess AX3 on the base substrate 10 and the orthographic projection of the opening recess AX0 on the base substrate 10 overlap.
  • the first color subpixel spx1 is a red subpixel
  • the second color subpixel spx2 is a green subpixel
  • the third color subpixel spx3 is a blue subpixel.
  • the third recess AX3 is in the substrate
  • the edge of the orthographic projection of the substrate 10 overlaps the edge of the orthographic projection of the base substrate 10 of the opening recess AX0 .
  • the support layer 100 may include multiple rows of first spacers PS-1 and multiple rows of second spacers PS-2; the first spacers The objects PS-1 and the second spacers PS-2 are located in different columns; one column of the first spacers PS-1 corresponds to one column of sub-pixels, and one column of the second spacers PS-2 corresponds to another column of sub-pixels.
  • the number of sub-pixels in the column where the first spacer PS-1 is located is different from the number of sub-pixels in the column where the second spacer PS-2 is located.
  • a column of first spacers PS-1 corresponds to anodes in one column of subpixels
  • a column of second spacers PS-2 corresponds to anodes in another column of subpixels.
  • the number of anodes in the column where the first spacer PS-1 is located is different from the number of anodes in the column where the second spacer PS-2 is located.
  • the anode of at least one sub-pixel in the sub-pixels corresponding to the first spacer PS-1 extends along the first direction F1 (eg, the column direction)
  • the first spacer PS-1 and the second spacer PS-2 respectively extend along the second direction F2 (eg, the row direction).
  • the anode of at least one of the sub-pixels corresponding to the first spacer PS-1 extends along the column direction (ie, the first direction F1)
  • the first spacer PS-1 and the second spacer extend along the column direction (ie, the first direction F1).
  • PS-2 respectively extend in the row direction (ie, the second direction F2).
  • the first spacers PS-1 and the sub-pixels are alternately and repeatedly arranged in the column direction (ie, the first direction F1) in the column direction and correspond one-to-one.
  • the orthographic projection of the first spacer PS-1 in the column direction (ie, the first direction F1 ) is in the column with the anode in each sub-pixel.
  • the orthographic projections in the direction do not overlap.
  • the area of the first spacer PS-1 (for example, the area of the orthographic projection of the first spacer PS-1 on the base substrate 10 ) It has a first ratio with the area of the opening of the corresponding sub-pixel (eg, the area of the orthographic projection of the opening of the sub-pixel on the base substrate 10 ).
  • the area of the openings of all sub-pixels between and (for example, the sum of the area of the orthographic projection of the openings of all sub-pixels between the two adjacent second spacers PS-2 in the column direction on the base substrate 10 ) ) have a second ratio between them.
  • the first ratio can be made different from the second ratio.
  • the first ratio may be made greater than the second ratio.
  • the first ratio is a value obtained by dividing the area of the first spacer PS-1 by the area of the opening of the corresponding sub-pixel.
  • the second ratio is a value obtained by dividing the area of the second spacers PS-2 by the sum of the areas of the openings of all sub-pixels between two adjacent second spacers PS-2 in the column direction.
  • the first ratio is a value obtained by dividing the area of the first spacer PS-1 by the area of the opening KK3 in the third color sub-pixel spx3.
  • the area between the area of the second spacer PS-2 and the area of the openings of the first color sub-pixel spx1 and the second color sub-pixel spx2 and the has a second ratio. That is, the second ratio is a value obtained by dividing the area of the second spacer PS-2 by the sum of the areas of the openings of the first color sub-pixel spx1 and the second color sub-pixel spx2.
  • the area ratio of the adjacent first spacers PS-1 along the column direction is 0.8 ⁇ 1.2.
  • the area ratio of the orthographic projection of the adjacent first spacers PS-1 along the column direction (ie, the first direction F1) on the base substrate 10 may be 0.8 ⁇ 1.2.
  • the area ratio of the adjacent first spacers PS-1 along the column direction (ie, the first direction F1) is 0.9 ⁇ 1.1.
  • the area ratio of the adjacent first spacers PS-1 in the column direction (ie, the first direction F1) may be 0.8.
  • the area ratio of the adjacent first spacers PS-1 in the column direction may also be 0.9.
  • the area ratio of the adjacent first spacers PS-1 in the column direction may also be 1.0.
  • the area ratio of the adjacent first spacers PS-1 in the column direction may also be 1.1.
  • the area ratio of the adjacent first spacers PS-1 in the column direction may also be 1.2.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • adjacent first spacers PS-1 along the column direction have a first spacing distance HG1
  • There is a second spacing distance HG2 between adjacent second spacers PS-2 in the column direction ie, the first direction F1
  • the second spacing distance HG2 is greater than the first spacing distance HG1.
  • the first separation distance HG1 may be the minimum distance between the boundaries of the adjacent first spacers PS-1 along the column direction (ie, the first direction F1).
  • the second spacing distance HG2 may be a minimum distance between boundaries of adjacent second spacers PS-2 in the column direction (ie, the first direction F1).
  • the width of the first spacer PS-1 in the column direction (ie, the first direction F1 ) is larger than that of the second spacer PS-2 in the column direction.
  • the width in the direction (ie the first direction F1); and the width of the first spacer PS-1 in the row direction (ie the second direction F21) is not less than the width of the second spacer PS-2 in the row direction (ie the second direction F21) Width in direction F2).
  • the area of the orthographic projection of the first spacer PS-1 on the base substrate 10 may be larger than the area of the orthographic projection of the second spacer PS-2 on the base substrate 10 .
  • the sub-pixels corresponding to the second spacer PS-2 may include first-color sub-pixels spx1 and second-color sub-pixels spx2 ;
  • An anode YG1 of the first color sub-pixel spx1 and an anode YG2 of the second color sub-pixel spx2 are disposed between adjacent second spacers PS-2 in the column direction (ie, the first direction F1).
  • the adjacent second spacers PS-2 in the column direction (ie, the first direction F1) are spaced apart by the anode YG1 of the first color sub-pixel spx1 and the anode YG2 of the second color sub-pixel spx2.
  • the sub-pixel corresponding to the first spacer PS-1 includes the third-color sub-pixel spx3 ;
  • An anode YG3 of a third color sub-pixel spx3 is disposed between adjacent first spacers PS-1.
  • the adjacent first spacers PS-1 along the column direction ie, the first direction F1 can be spaced apart by the anode YG3 of one sub-pixel spx3 of the third color.
  • the column where the first spacer PS-1 is located and the column where the second spacer PS-2 is located are along the row direction (ie, the second direction F2 ) Alternately arranged; and the first spacer PS-1 and the second spacer PS-2 are alternately arranged on a straight line along the row direction (ie, the second direction F2).
  • the first spacers PS-1 and the second spacers PS-2 can be alternately arranged in the row direction (ie the second direction F2) and the column direction (ie the first direction F1), so as to be as uniform as possible arrangement.
  • the width of the first spacer PS-1 in the row direction (ie, the second direction F2 ) is related to the main body of the anode in the corresponding sub-pixel.
  • the width of the portion in the row direction has a third ratio.
  • the width of the first spacer PS-1 in the row direction has a third ratio to the width of the main portion ZT3 of the anode YG3 in the third color sub-pixel spx3 in the row direction (ie, the second direction F2).
  • the width of the second spacer PS-2 in the row direction has a fourth ratio.
  • the width of the second spacer PS-2 in the row direction is the same as the width of the main body ZT1 of the anode YG1 in the first color sub-pixel spx1 in the row direction (ie the second direction F2).
  • the width has a fourth ratio, or, the width of the second spacer PS-2 in the row direction and the width of the main portion ZT2 of the anode YG2 in the second color sub-pixel spx2 in the row direction (ie, the second direction F2) have fourth ratio.
  • the third ratio may be made larger than the fourth ratio.
  • the third ratio may be a value obtained by dividing the width of the first spacer PS-1 in the row direction by the width of the main portion of the anode in the corresponding sub-pixel in the row direction.
  • the fourth ratio may be a value obtained by dividing the width of the second spacer PS-2 in the row direction by the width of the main portion of the anode in the corresponding sub-pixel in the row direction.
  • the support layer 100 may further include a plurality of third spacers spaced from the first spacer PS-1 and the second spacer PS-2.
  • the second spacer PS-2 and the third spacer PS-3 are alternately arranged in one column, and the adjacent second spacers
  • the object PS-2 and the third spacer PS-3 are provided with a main body portion of one sub-pixel.
  • one third spacer PS-3 has two adjacent second spacers PS-2, and one of the two second spacers PS-2 A spacer PS-2 is located above the third spacer PS-3, and another second spacer PS-2 is located below the third spacer PS-3.
  • a main body ZT1 of a first color sub-pixel spx1 is arranged between the third spacer PS-3 and the second spacer PS-2 located above it, and the third spacer PS-3 is connected to A main body portion ZT2 of a second color sub-pixel spx2 is disposed between the second spacers PS-2 below it.
  • the fifth ratio can be 0.8 to 1.2.
  • the fifth ratio can also be set to be 0.9 ⁇ 1.1.
  • the fifth ratio can be made 0.8. It is also possible to make the fifth ratio 0.9. It is also possible to make the fifth ratio 1.0. It is also possible to make the fifth ratio 1.1. It is also possible to make the fifth ratio 1.2.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the orthographic projection of the third spacer PS-3 on the base substrate 10 is lined with the via portion GB1 in the first color sub-pixel spx1.
  • the orthographic projection of the base substrate 10 has at least an overlapping area.
  • the orthographic projection of the third spacer PS-3 on the base substrate 10 may cover the orthographic projection of the via hole portion GB1 in the first color sub-pixel spx1 on the base substrate 10 .
  • the width of the third spacer PS-3 in the column direction is between the width of the opening of the first color sub-pixel spx1 in the column direction.
  • the sixth ratio may be 0.4 ⁇ 0.8.
  • the sixth ratio can also be set to be 0.5 ⁇ 0.7.
  • the sixth ratio can be made 0.4. It is also possible to make the sixth ratio 0.5. It is also possible to make the sixth ratio 0.6. It is also possible to make the sixth ratio 0.7. It is also possible to make the sixth ratio 0.8.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the width of the second spacer PS-2 in the column direction and the width of the opening in the second color sub-pixel spx2 in the column direction are divided. has a seventh ratio. That is, the seventh ratio may be a value obtained by dividing the width of the second spacer PS-2 in the column direction by the width of the opening in the second color sub-pixel spx2 in the column direction. Exemplarily, the seventh ratio may be 0.4 ⁇ 0.8. For example, the seventh ratio may be set to be 0.5 ⁇ 0.7. Exemplarily, the seventh ratio may be made to be 0.4. It is also possible that the seventh ratio may be 0.5.
  • the seventh ratio may be 0.6. It is also possible that the seventh ratio may be 0.7. It is also possible that the seventh ratio may be 0.8. Of course, in practical applications, the design can be determined according to the requirements of practical applications, which is not limited here.
  • FIG. 3 Exemplarily, as shown in FIG. 3, FIG. 4e, FIG. 4f and FIG. 4g, in the column direction, there is a first spacer PS-1 between the opening KK3 of the adjacent third color sub-pixel spx3. Spacing HW1.
  • HW2 In the column direction, there is a second distance HW2 between the second spacer PS-2 and the opening KK2 of the nearest adjacent second color sub-pixel spx2, and the second spacer PS-2 and the nearest adjacent first color
  • HW3 Between the openings KK1 of the sub-pixels spx1.
  • the ratio between the second distance HW2 and the third distance HW3 may be 0.8 ⁇ 1.2.
  • the ratio between the second distance HW2 and the third distance HW3 may also be 0.9 ⁇ 1.1.
  • the ratio between the second pitch HW2 and the third pitch HW3 may be 0.8.
  • the ratio between the second pitch HW2 and the third pitch HW3 may also be 0.9.
  • the ratio between the second pitch HW2 and the third pitch HW3 may also be 1.0.
  • the ratio between the second pitch HW2 and the third pitch HW3 may also be 1.1.
  • the ratio between the second pitch HW2 and the third pitch HW3 may also be 1.2.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the ratio between the fourth distance HW4 and the fifth distance HW5 may be 0.8 ⁇ 1.2.
  • the ratio between the fourth distance HW4 and the fifth distance HW5 may also be 0.9 ⁇ 1.1.
  • the ratio between the fourth pitch HW4 and the fifth pitch HW5 may be 0.8.
  • the ratio between the fourth pitch HW4 and the fifth pitch HW5 may also be 0.9.
  • the ratio between the fourth pitch HW4 and the fifth pitch HW5 may also be 1.0.
  • the ratio between the fourth pitch HW4 and the fifth pitch HW5 may also be 1.1.
  • the ratio between the fourth pitch HW4 and the fifth pitch HW5 may also be 1.2.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the distance HR1 in the row direction between the nearest neighbor boundaries of the orthographic projection of the base substrate 10 is 1.5 to 3.0 ⁇ m.
  • the boundary of the orthographic projection of the opening KK1 on the base substrate 10 and the nearest-neighbor boundary of the orthographic projection of the main body portion ZT1 in the first color sub-pixel spx1 on the base substrate 10 are located between.
  • the distance HR1 in the row direction is 1.6 to 2.9 ⁇ m.
  • the boundary of the orthographic projection of the opening KK1 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT1 in the first color sub-pixel spx1 on the base substrate 10 are in the row direction
  • the distance HR1 can be 1.5 ⁇ m.
  • the distance in the row direction between the boundary of the orthographic projection of the opening KK1 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT1 in the first color sub-pixel spx1 on the base substrate 10 HR1 may also be 1.6 ⁇ m.
  • the distance in the row direction between the boundary of the orthographic projection of the opening KK1 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT1 in the first color sub-pixel spx1 on the base substrate 10 HR1 may also be 1.9 ⁇ m.
  • the distance in the row direction between the boundary of the orthographic projection of the opening KK1 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT1 in the first color sub-pixel spx1 on the base substrate 10 HR1 may also be 2.0 ⁇ m.
  • the distance in the row direction between the boundary of the orthographic projection of the opening KK1 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT1 in the first color sub-pixel spx1 on the base substrate 10 HR1 may also be 2.9 ⁇ m.
  • the distance in the row direction between the boundary of the orthographic projection of the opening KK1 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT1 in the first color sub-pixel spx1 on the base substrate 10 HR1 may also be 3.0 ⁇ m.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the distance HR2 in the column direction between the nearest neighbor boundaries of the orthographic projection of the base substrate 10 may be 1.5 ⁇ 3.0 ⁇ m.
  • the boundary of the orthographic projection of the opening KK1 on the base substrate 10 and the nearest-neighbor boundary of the orthographic projection of the main body portion ZT1 in the first color sub-pixel spx1 on the base substrate 10 are located between.
  • the distance HR2 in the column direction may be 1.6 to 2.9 ⁇ m.
  • the boundary of the orthographic projection of the opening KK1 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT1 in the first color sub-pixel spx1 on the base substrate 10 are in the column direction.
  • the distance HR2 above can also be 1.5 ⁇ m.
  • the distance HR2 may also be 1.6 ⁇ m.
  • the distance HR2 may also be 1.9 ⁇ m.
  • the distance HR2 may also be 2.0 ⁇ m.
  • the distance HR2 may also be 2.9 ⁇ m.
  • the distance HR2 may also be 3.0 ⁇ m.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the distance HR3 in the row direction between the nearest neighbor boundaries of the orthographic projection of the base substrate 10 may be 1.5 ⁇ 3.0 ⁇ m.
  • the boundary of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest adjacent boundary of the orthographic projection of the main body portion ZT2 in the second color sub-pixel spx2 on the base substrate 10 are located between The distance HR3 in the row direction may be 1.6 to 2.9 ⁇ m.
  • the boundary of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest-neighbor boundary of the orthographic projection of the main body portion ZT2 in the second-color sub-pixel spx2 on the base substrate 10 are in the row direction
  • the distance HR3 can also be 1.5 ⁇ m.
  • the distance in the row direction between the border of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest neighbor border of the orthographic projection of the main body portion ZT2 on the base substrate 10 in the second color sub-pixel spx2 HR3 may also be 1.6 ⁇ m.
  • the distance in the row direction between the border of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest neighbor border of the orthographic projection of the main body portion ZT2 on the base substrate 10 in the second color sub-pixel spx2 HR3 may also be 1.9 ⁇ m.
  • the distance in the row direction between the border of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest neighbor border of the orthographic projection of the main body portion ZT2 on the base substrate 10 in the second color sub-pixel spx2 HR3 may also be 2.0 ⁇ m.
  • the distance in the row direction between the border of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest neighbor border of the orthographic projection of the main body portion ZT2 on the base substrate 10 in the second color sub-pixel spx2 HR3 may also be 2.9 ⁇ m.
  • the distance in the row direction between the border of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest neighbor border of the orthographic projection of the main body portion ZT2 on the base substrate 10 in the second color sub-pixel spx2 HR3 may also be 3.0 ⁇ m.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the distance HR4 in the column direction between the nearest neighbor boundaries of the orthographic projection of the base substrate 10 may be 1.5 ⁇ 3.0 ⁇ m.
  • the boundary of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest adjacent boundary of the orthographic projection of the main body portion ZT2 in the second color sub-pixel spx2 on the base substrate 10 are located between
  • the distance HR4 in the column direction may be 1.6 to 2.9 ⁇ m.
  • the boundary of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT2 in the second color sub-pixel spx2 on the base substrate 10 are in the column direction.
  • the distance HR4 above can also be 1.5 ⁇ m.
  • the distance HR4 may also be 1.6 ⁇ m.
  • the distance in the column direction between the boundary of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT2 of the second color sub-pixel spx2 on the base substrate 10 in the column direction The distance HR4 may also be 1.9 ⁇ m. In the second color sub-pixel spx2, the distance in the column direction between the boundary of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT2 of the second color sub-pixel spx2 on the base substrate 10 in the column direction
  • the distance HR4 may also be 2.0 ⁇ m.
  • the distance in the column direction between the boundary of the orthographic projection of the opening KK2 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT2 of the second color sub-pixel spx2 on the base substrate 10 in the column direction The distance HR4 may also be 2.9 ⁇ m.
  • the distance HR4 may also be 3.0 ⁇ m.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the main body portion ZT3 in the third color sub-pixel spx3 may be 1.5 ⁇ 3.0 ⁇ m.
  • the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 are located between
  • the distance HR5 in the row direction may be 1.6 to 2.9 ⁇ m.
  • the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 are in the row direction
  • the distance HR5 can also be 1.5 ⁇ m.
  • the distance in the row direction between the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 HR5 may also be 1.6 ⁇ m.
  • the distance in the row direction between the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 HR5 may also be 1.9 ⁇ m.
  • the distance in the row direction between the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 HR5 may also be 2.0 ⁇ m.
  • the distance in the row direction between the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 HR5 may also be 2.9 ⁇ m.
  • the distance in the row direction between the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 HR5 may also be 3.0 ⁇ m.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the main body portion ZT3 in the third color sub-pixel spx3 may be 1.5 ⁇ 3.0 ⁇ m.
  • the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 are located between
  • the distance HR6 in the column direction may be 1.6 to 2.9 ⁇ m.
  • the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 are in the column direction.
  • the distance HR6 above can also be 1.5 ⁇ m.
  • the distance in the column direction between the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 The distance HR6 may also be 1.6 ⁇ m. In the third color sub-pixel spx3, the distance in the column direction between the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 The distance HR6 may also be 1.9 ⁇ m.
  • the distance in the column direction between the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 The distance HR6 may also be 2.0 ⁇ m. In the third color sub-pixel spx3, the distance in the column direction between the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 The distance HR6 may also be 2.9 ⁇ m.
  • the distance in the column direction between the boundary of the orthographic projection of the opening KK3 on the base substrate 10 and the nearest neighbor boundary of the orthographic projection of the main body portion ZT3 in the third color sub-pixel spx3 on the base substrate 10 The distance HR6 may also be 3.0 ⁇ m.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the anode YG1 in the first color sub-pixel spx1 and the anode YG2 in the second color sub-pixel spx2 are arranged in the column direction.
  • the distance HK1 in the column direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK2 in the second color sub-pixel spx2 may be 15 ⁇ 20 ⁇ m.
  • the distance HK1 in the column direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK2 in the second color sub-pixel spx2 may also be 16-19 ⁇ m.
  • the distance HK1 in the column direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK2 in the second color sub-pixel spx2 may be 15 ⁇ m.
  • the distance HK1 in the column direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK2 in the second color sub-pixel spx2 may also be 16 ⁇ m.
  • the distance HK1 in the column direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK2 in the second color sub-pixel spx2 may also be 18 ⁇ m. In the same repeating unit, the distance HK1 in the column direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK2 in the second color sub-pixel spx2 may also be 19 ⁇ m. In the same repeating unit, the distance HK1 in the column direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK2 in the second color sub-pixel spx2 may also be 20 ⁇ m. Of course, in practical applications, the design can be determined according to the requirements of practical applications, which is not limited here.
  • the opening KK1 in the first color sub-pixel spx1 and the opening KK3 in the third color sub-pixel spx3 are between the second color sub-pixel spx3.
  • the distance HK2 in the direction may be 15 ⁇ 20 ⁇ m.
  • the distance HK2 in the second direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK3 in the third color sub-pixel spx3 may also be 16-19 ⁇ m.
  • the distance HK2 in the second direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK3 in the third color sub-pixel spx3 may be 15 ⁇ m.
  • the distance HK2 in the second direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK3 in the third color sub-pixel spx3 may also be 16 ⁇ m.
  • the distance HK2 in the second direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK3 in the third color sub-pixel spx3 may also be 18 ⁇ m.
  • the distance HK2 in the second direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK3 in the third color sub-pixel spx3 may also be 19 ⁇ m. In the same repeating unit, the distance HK2 in the second direction between the opening KK1 in the first color sub-pixel spx1 and the opening KK3 in the third color sub-pixel spx3 may also be 20 ⁇ m.
  • the design can be determined according to the requirements of practical applications, which is not limited here.
  • the orthographic projections of the second spacer PS-2 and the third spacer PS-3 arranged in the column direction in the row direction cover the first spacer.
  • the orthographic projection of the third spacer PS-3 in the column direction is the same as that of the via portion GB2 in the second color sub-pixel spx2 in the column direction.
  • Orthographic projections have overlapping areas.
  • the orthographic projection of the third spacer PS-3 in the column direction covers the orthographic projection of the via portion GB2 in the second color sub-pixel spx2 in the column direction.
  • the orthographic projection of the third spacer PS-3 in the column direction is located within the orthographic projection of the second recess AX2 in the column direction.
  • the third spacer PS-3 in the row direction, the third spacer PS-3, the via hole GB1 in the first color sub-pixel spx1, the second color sub-pixel
  • the via portion GB2 in spx2 and the via portion GB3 in the third color sub-pixel spx3 are arranged on the same straight line.
  • via holes and through holes can be formed in a circle, a square, an octagon, etc., which can be designed according to actual application requirements, which are not limited herein.
  • the first color sub-pixel spx1 may also be a green sub-pixel
  • the second color sub-pixel spx2 may be a blue sub-pixel.
  • the first direction F1 may be the row direction of the sub-pixels
  • the second direction F2 may be the column direction of the sub-pixels.
  • the repeating unit includes green sub-pixels and blue sub-pixels sequentially arranged along the first direction F1.
  • the repeating unit may further include red sub-pixels; wherein, the red sub-pixels and the green sub-pixels are arranged along the second direction F2.
  • the anode in the blue sub-pixel faces the anode in the green sub-pixel on the orthographic projection side of the base substrate 10 and has a first recess AX1 on the orthographic side of the base substrate 10 .
  • the first color subpixel spx1 is a green subpixel
  • the second color subpixel spx2 is a blue subpixel
  • the first via GK1 in the green subpixel The orthographic projection of the base substrate 10 is located between the anode in the green sub-pixel and the anode in the blue sub-pixel in the orthographic projection of the base substrate 10 .
  • the first color sub-pixel spx1 is a green sub-pixel
  • the second color sub-pixel spx2 is a blue sub-pixel
  • the first color of the anode in the blue sub-pixel The orthographic projection of the recess AX1 in the second direction F2 and the orthographic projection of the first via hole GK1 in the green sub-pixel in the second direction F2 at least have an overlapping area.
  • the first color sub-pixel spx1 is a green sub-pixel
  • the second color sub-pixel spx2 is a blue sub-pixel
  • the first color of the anode in the blue sub-pixel The orthographic projection of the recess AX1 in the second direction F2 covers the orthographic projection of the first via hole GK1 in the green sub-pixel in the second direction F2.
  • the main body in the blue sub-pixel has a first recess AX1, and
  • the orthographic projection of the first recess AX1 in the second direction F2 covers the orthographic projection of the via portion in the green sub-pixel in the second direction F2.
  • the first recess AX1 is on the edge of the orthographic projection of the base substrate 10 and the via portion in the green sub-pixel is substantially parallel to the edge of the orthographic projection of the base substrate 10 .
  • the first recess AX1 is on the edge of the orthographic projection of the base substrate 10 and
  • the first distance between the edges of the orthographic projection of the via portion in the green sub-pixel and the base substrate 10 is not less than 2.5 ⁇ m.
  • the first distance may be 2.5 ⁇ 20 ⁇ m.
  • the first distance may be 2.5 ⁇ m.
  • the first distance may be 3.5 ⁇ m.
  • the first distance may also be 20 ⁇ m, which is not limited here.
  • the setting method of the red sub-pixel in the repeating unit can refer to the setting method of the red sub-pixel above. This will not be repeated.
  • the support layer may be integrally formed with the pixel defining layer.
  • the opening, the first spacer, the second spacer, and the third spacer are prepared in the same mask process.
  • the design can also be determined according to the requirements of practical applications, which is not limited here.
  • the orthographic projections in the first direction (eg, column direction) in this application all refer to line projections on the straight line where the first direction (eg, column direction) is located.
  • the orthographic projections in the second direction (eg, the row direction) all refer to the line projection on the straight line where the second direction (eg, the row direction) is located.
  • an embodiment of the present disclosure further provides a display device, including the above-mentioned display panel provided by an embodiment of the present disclosure.
  • the display device can be any product or component with a display function, such as a mobile phone, a tablet computer, a TV, a monitor, a notebook computer, a digital photo frame, a navigator, and the like.
  • Other essential components of the display device should be understood by those of ordinary skill in the art, and will not be repeated here, nor should it be regarded as a limitation of the present disclosure.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

一种显示面板及显示装置，包括：衬底基板（10），第一电极层，像素限定层，支撑层（100），支撑层（100）包括多列第一隔垫物（PS-1）和多列第二隔垫物（PS-2）；第一隔垫物（PS-1）和第二隔垫物（PS-2）位于不同列；第一隔垫物（PS-1）对应的子像素（spx1）中的至少一个子像素（spx1）的阳极（YG1）沿第一方向（F1）延伸，第一隔垫物（PS-1）和第二隔垫物（PS-2）分别沿第二方向（F2）延伸；在列方向上第一隔垫物（PS-1）和子像素（spx1）沿列方向交替重复排列且一一对应；第一隔垫物（PS-1）在列方向上的正投影与各子像素（spx1）中的阳极（YG1）在列方向上的正投影无交叠；第一隔垫物（PS-1）的面积与对应的子像素（spx1）的开口的面积之间具有第一比值，第二隔垫物（PS-2）的面积与在列方向上相邻的两个第二隔垫物（PS-2）之间的所有子像素（spx2）的开口的面积和之间具有第二比值，第一比值与第二比值不同。

Description

显示面板及显示装置
相关申请的交叉引用
本申请要求在2020年09月29日提交中国专利局、申请号为PCT/CN2020/119087、申请名称为“显示面板及显示装置”的国际专利申请的优先权，其全部内容通过引用结合在本申请中。
技术领域
本公开实施例涉及显示技术领域，特别涉及显示面板及显示装置。
背景技术
随着显示技术的不断发展，有机发光二极管(Organic Light Emitting Diode，OLED)显示面板因其自发光、广视角、高对比度、低功耗、高反应速度等优点，已经越来越多地被应用于各种电子设备中。随着人们对于OLED显示面板的要求的提高，为了实现显示面板中的高分辨率设计，OLED显示面板通常会采用SPR像素排列，即像素借用的方式。
发明内容
本公开实施例提供的显示面板，包括：
衬底基板，包括多个子像素；
第一电极层，位于所述衬底基板上，所述第一电极层包括位于各所述子像素中的阳极；所述阳极包括相互电连接的主体部和过孔部；
像素限定层，位于所述第一电极层背离所述衬底基板一侧；所述像素限定层包括位于各所述子像素中的开口，且同一所述子像素中，所述开口在所述衬底基板的正投影位于所述主体部在所述衬底基板的正投影内；
支撑层，位于所述像素限定层背离所述衬底基板一侧；
其中，所述支撑层包括多列第一隔垫物和多列第二隔垫物；所述第一隔 垫物和所述第二隔垫物位于不同列；一列第一隔垫物对应一列子像素，一列第二隔垫物对应另一列子像素；并且所述第一隔垫物所在列中子像素的数量和所述第二隔垫物所在列中子像素的数量不同；
所述第一隔垫物对应的子像素中的至少一个子像素的阳极沿第一方向延伸，所述第一隔垫物和所述第二隔垫物分别沿第二方向延伸；
针对所述第一隔垫物与对应的子像素，在列方向上所述第一隔垫物和子像素沿列方向交替重复排列且一一对应；
所述第一隔垫物在所述列方向上的正投影与各子像素中的阳极在所述列方向上的正投影无交叠；
所述第一隔垫物的面积与对应的子像素的开口的面积之间具有第一比值，所述第二隔垫物的面积与在所述列方向上相邻的两个第二隔垫物之间的所有子像素的开口的面积和之间具有第二比值，所述第一比值与所述第二比值不同。
在一些示例中，所述第一比值大于所述第二比值。
在一些示例中，沿所述列方向相邻的第一隔垫物的面积比为0.8～1.2。
在一些示例中，沿所述列方向相邻的第一隔垫物之间具有第一间隔距离，沿所述列方向相邻的第二隔垫物之间具有第二间隔距离，所述第二间隔距离大于所述第一间隔距离。
在一些示例中，所述第一隔垫物在所述列方向的宽度大于所述第二隔垫物在所述列方向上的宽度；
所述第一隔垫物在行方向的宽度不小于所述第二隔垫物在所述行方向上的宽度。
在一些示例中，所述第二隔垫物对应的子像素包括第一颜色子像素和第二颜色子像素；其中，沿所述列方向相邻的第二隔垫物之间设置有一个所述第一颜色子像素的阳极和一个所述第二颜色子像素的阳极；
所述第一隔垫物对应的子像素包括第三颜色子像素；其中，沿所述列方向相邻的第一隔垫物之间设置有一个所述第三颜色子像素的阳极。
在一些示例中，所述第一隔垫物所在列和所述第二隔垫物所在列沿行方向交替排列；
所述第一隔垫物和所述第二隔垫物沿所述行方向交替排列于一条直线上。
在一些示例中，所述第一隔垫物在行方向上的宽度与对应的子像素中的阳极的主体部在所述行方向上的宽度具有第三比值；
所述第二隔垫物在行方向上的宽度与在所述列方向上相邻的两个第二隔垫物之间的一个子像素中的阳极的主体部在所述行方向上的宽度具有第四比值；
所述第三比值大于所述第四比值。
在一些示例中，所述支撑层还包括与所述第一隔垫物和所述第二隔垫物间隔设置的多个第三隔垫物；所述第三隔垫物的面积与所述第一隔垫物的面积不同；
所述第三隔垫物在所述列方向上的正投影与所述第一隔垫物和所述第二隔垫物在所述列方向上的正投影不交叠。
在一些示例中，所述第二隔垫物和所述第三隔垫物交替排列于一列中，且相邻的所述第二隔垫物和所述第三隔垫物设置有一个所述第一颜色子像素或所述第二颜色子像素的阳极的主体部。
在一些示例中，所述第三隔垫物的面积与所述第二隔垫物的面积之间具有第五比值，所述第五比值为0.8～1.2。
在一些示例中，所述第三隔垫物在所述衬底基板的正投影与所述第一颜色子像素中的过孔部在所述衬底基板的正投影至少具有交叠区域。
在一些示例中，所述第三隔垫物在所述列方向上的宽度与所述第一颜色子像素中的开口在所述列方向上的宽度之间具有第六比值，所述第六比值为0.4～0.8；
所述第二隔垫物在所述列方向上的宽度与所述第二颜色子像素中的开口在所述列方向上的宽度之间具有第七比值，所述第七比值为0.4～0.8。
在一些示例中，在所述列方向上，所述第一隔垫物和相邻的第三颜色子 像素的开口之间具有第一间距；
在所述列方向上，所述第二隔垫物和最近邻的第二颜色子像素的开口之间具有第二间距，且所述第二隔垫物和最近邻的第一颜色子像素的开口之间具有第三间距；
在所述列方向上，所述第三隔垫物和最近邻的第二颜色子像素的开口之间具有第四间距，且所述第三隔垫物和最近邻的第一颜色子像素的开口之间具有第五间距；
所述第二间距、所述第三间距、所述第四间距以及所述第五间距均小于所述第一间距。
在一些示例中，所述第二间距与所述第三间距之间的比值为0.8～1.2；
所述第四间距与所述第五间距之间的比值为0.8～1.2。
在一些示例中，所述第一颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第一颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述行方向上的距离为1.5～3.0μm；和/或，
所述第一颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第一颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述列方向上的距离为1.5～3.0μm。
在一些示例中，所述第二颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第二颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述行方向上的距离为1.5～3.0μm；和/或，
所述第二颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第二颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述列方向上的距离为1.5～3.0μm。
在一些示例中，所述第三颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第三颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述行方向上的距离为1.5～3.0μm；和/或，
所述第三颜色子像素中，所述开口在所述衬底基板的正投影的边界与所 述第三颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述列方向上的距离为1.5～3.0μm。
在一些示例中，所述显示面板包括多个重复单元，所述重复单元包括所述第一颜色子像素、所述第二颜色子像素以及所述第三颜色子像素；并且同一所述重复单元中，所述第一颜色子像素中的阳极和所述第二颜色子像素中的阳极沿所述列方向排列；
同一所述重复单元中，所述第一颜色子像素中的开口和所述第二颜色子像素中的开口之间在所述第一方向上的距离为15～20μm。
在一些示例中，同一所述重复单元中，所述第一颜色子像素、所述第二颜色子像素以及所述第三颜色子像素中的阳极之间的连线构成三角形；
同一所述重复单元中，所述第一颜色子像素中的开口和所述第三颜色子像素中的开口之间在所述第二方向上的距离为15～20μm。
在一些示例中，所述第二颜色子像素中的阳极的一边在所述衬底基板的正投影面向所述第一颜色子像素中的阳极在所述衬底基板的正投影一侧具有第一凹陷；且所述第一凹陷朝向所述第二颜色子像素的主体部的中心设置；
沿所述列方向排列的第二隔垫物和第三隔垫物在行方向的正投影覆盖所述第一凹陷在所述行方向的正投影。
在一些示例中，所述第三隔垫物在所述列方向的正投影与所述第二颜色子像素中的过孔部在所述列方向的正投影具有交叠区域。
在一些示例中，所述第三颜色子像素中的主体部在所述衬底基板的正投影面向所述第二颜色子像素中的过孔部在所述衬底基板的正投影一侧具有第二凹陷；
所述第三隔垫物在所述列方向的正投影位于所述第二凹陷在所述列方向的正投影内。
在一些示例中，在行方向上，所述第三隔垫物、所述第一颜色子像素中的过孔部、所述第二颜色子像素中的过孔部以及所述第三颜色子像素中的过孔部排列于同一直线上。
本公开实施例提供的显示装置，包括上述显示面板。
附图说明
图1为本公开实施例提供的显示面板的结构示意图；
图2a为本公开实施例提供的像素电路的结构示意图；
图2b为本公开实施例提供的信号时序图；
图3为本公开实施例提供的显示面板的布局结构示意图；
图4a为本公开实施例提供的一些有源半导体层的示意图；
图4b为本公开实施例提供的一些栅导电层的示意图；
图4c为本公开实施例提供的一些参考导电层的示意图；
图4d为本公开实施例提供的一些源漏金属层的示意图；
图4e为本公开实施例提供的一些第一电极层的示意图；
图4f为本公开实施例提供的一些第一电极层和支撑层的示意图；
图4g为本公开实施例提供的一些支撑层的示意图；
图5a为本公开实施例提供的有源半导体层和栅导电层的一些层叠示意图；
图5b为本公开实施例提供的有源半导体层、栅导电层以及参考导电层的一些层叠示意图；
图5c为本公开实施例提供的有源半导体层、栅导电层、参考导电层以及源漏金属层的一些层叠示意图；
图5d为本公开实施例提供的有源半导体层、栅导电层、参考导电层、源漏金属层以及支撑层的一些层叠示意图；
图6为本公开实施例提供的另一些第一电极层的示意图。
具体实施方式
为使本公开实施例的目的、技术方案和优点更加清楚，下面将结合本公开实施例的附图，对本公开实施例的技术方案进行清楚、完整地描述。显然，所描述的实施例是本公开的一部分实施例，而不是全部的实施例。并且在不 冲突的情况下，本公开中的实施例及实施例中的特征可以相互组合。基于所描述的本公开的实施例，本领域普通技术人员在无需创造性劳动的前提下所获得的所有其他实施例，都属于本公开保护的范围。
除非另外定义，本公开使用的技术术语或者科学术语应当为本公开所属领域内具有一般技能的人士所理解的通常意义。本公开中使用的“第一”、“第二”以及类似的词语并不表示任何顺序、数量或者重要性，而只是用来区分不同的组成部分。“包括”或者“包含”等类似的词语意指出现该词前面的元件或者物件涵盖出现在该词后面列举的元件或者物件及其等同，而不排除其他元件或者物件。“连接”或者“相连”等类似的词语并非限定于物理的或者机械的连接，而是可以包括电性的连接，不管是直接的还是间接的。
需要注意的是，附图中各图形的尺寸和形状不反映真实比例，目的只是示意说明本发明内容。并且自始至终相同或类似的标号表示相同或类似的元件或具有相同或类似功能的元件。
如图1所示，本公开实施例提供的显示面板，可以包括：衬底基板10。位于衬底基板10上的多个子像素。示例性地，多个子像素可以包括红色子像素、绿色子像素以及蓝色子像素。这样可以使显示面板采用红色子像素、绿色子像素以及蓝色子像素进行混光，以实现彩色显示。当然，本公开实施例包括但不限于此。
示例性地，结合图1与图2a所示，多个子像素中的至少一个子像素(例如每一个子像素)可以包括：像素电路0121和发光元件0120。其中，像素电路0121具有晶体管和电容，并通过晶体管和电容的相互作用产生电信号，产生的电信号输入到发光元件0120的阳极中。并且对发光元件0120的阴极加载相应的电压，可以驱动发光元件0120发光。
结合图2a所示，像素电路0121可以包括：驱动控制电路0122、第一发光控制电路0123、第二发光控制电路0124、数据写入电路0126、存储电路0127、阈值补偿电路0128和复位电路0129。
驱动控制电路0122可以包括控制端、第一端和第二端。且驱动控制电路 0122被配置为向发光元件0120提供驱动发光元件0120发光的驱动电流。例如，第一发光控制电路0123与驱动控制电路0122的第一端和第一电压端VDD连接。且第一发光控制电路0123被配置为实现驱动控制电路0122和第一电压端VDD之间的连接导通或断开。
第二发光控制电路0124与驱动控制电路0122的第二端和发光元件0120的阳极电连接。且第二发光控制电路0124被配置为实现驱动控制电路0122和发光元件0120之间的连接导通或断开。
数据写入电路0126与驱动控制电路0122的第一端电连接。且数据写入电路0126被配置为将数据线VD上的信号写入存储电路0127。
存储电路0127与驱动控制电路0122的控制端和第一电压端VDD电连接。且存储电路0127被配置为存储数据信号以及驱动控制电路0122的信息。
阈值补偿电路0128分别与驱动控制电路0122的控制端和第二端电连接。且阈值补偿电路0128被配置为对驱动控制电路0122进行阈值补偿。
复位电路0129还分别与驱动控制电路0122的控制端和发光元件0120的阳极电连接。且复位电路0129被配置为对发光元件0120的阳极进行复位，以及对驱动控制电路0122的控制端进行复位。
其中，发光元件0120可以设置为电致发光二极管，例如OLED、QLED、micro LED，mini OLED中的至少一种。其中，发光元件0120可以包括层叠设置的阳极、发光层、阴极。进一步地，发光层还可以包括空穴注入层、空穴传输层、电子传输层、电子注入层等膜层。当然，在实际应用中，发光元件0120可以根据实际应用环境的需求进行设计确定，在此不作限定。
示例性地，结合图2a所示，驱动控制电路0122包括：驱动晶体管T1，驱动控制电路0122的控制端包括驱动晶体管T1的栅极，驱动控制电路0122的第一端包括驱动晶体管T1的第一极，驱动控制电路0122的第二端包括驱动晶体管T1的第二极。
示例性地，结合图2a所示，数据写入电路0126包括数据写入晶体管T2。存储电路0127包括存储电容CST。阈值补偿电路0128包括阈值补偿晶体管 T3。第一发光控制电路0123包括发光控制晶体管T4。第二发光控制电路0124包括导通控制晶体管T5。复位电路0129包括初始化晶体管T6和复位晶体管T7。
具体地，数据写入晶体管T2的第一极与驱动晶体管T1的第一极电连接，数据写入晶体管T2的第二极被配置为与数据线VD电连接以接收数据信号，数据写入晶体管T2的栅极被配置为与扫描线GA电连接以接收信号。
存储电容CST的第一极与第一电源端VDD电连接，存储电容CST的第二极与驱动晶体管T1的栅极电连接。
阈值补偿晶体管T3的第一极与驱动晶体管T1的第二极电连接，阈值补偿晶体管T3的第二极与驱动晶体管T1的栅极电连接，阈值补偿晶体管T3的栅极被配置为与扫描线GA电连接以接收信号。
初始化晶体管T6的第一极被配置为与初始化线VINIT电连接以接收复位信号，初始化晶体管T6的第二极与驱动晶体管T1的栅极电连接，初始化晶体管T6的栅极被配置为与复位线RST电连接以接收信号。
复位晶体管T7的第一极被配置为与初始化线VINIT电连接以接收复位信号，复位晶体管T7的第二极与发光元件0120的阳极电连接，复位晶体管T7的栅极被配置为与复位线RST电连接以接收信号。
发光控制晶体管T4的第一极与第一电源端VDD电连接，发光控制晶体管T4的第二极与驱动晶体管T1的第一极电连接，发光控制晶体管T4的栅极被配置为与发光控制线EM电连接以接收发光控制信号。
导通控制晶体管T5的第一极与驱动晶体管T1的第二极电连接，导通控制晶体管T5的第二极与发光元件0120的阳极电连接，导通控制晶体管T5的栅极被配置为与发光控制线EM电连接以接收发光控制信号。
发光元件0120的阴极与第二电源端VSS电连接。其中，上述晶体管的第一极和第二极可以根据实际应用确定为源极或漏极，在此不作限定。
示例性地，第一电源端VDD和第二电源端VSS之一为高压端，另一个为低压端。例如，如图2a所示的实施例中，第一电源端VDD为电压源以输 出恒定的第一电压，例如第一电压为正电压；而第二电源端VSS可以为电压源以输出恒定的第二电压，例如第二电压为0或者为负电压等。例如，在一些示例中，第二电源端VSS可以接地。
图2a所示的像素电路对应的信号时序图，如图2b所示。一帧显示时间中，像素电路的工作过程具有三个阶段：T10阶段、T20阶段、T30阶段。其中，rst代表复位线RST上传输的信号，ga代表扫描线GA上传输的信号，em代表发光控制线EM上传输的信号。
在T10阶段，信号rst控制初始化晶体管T6导通，从而可以将初始化线VINIT上传输的信号提供给驱动晶体管T1的栅极，以对驱动晶体管T1的栅极进行复位。信号rst控制复位晶体管T7导通，以将初始化线VINIT上传输的信号提供给发光元件0120的阳极，以对发光元件0120的阳极进行复位。并且，此阶段中，信号ga控制数据写入晶体管T2和阈值补偿晶体管T3均截止。信号em控制发光控制晶体管T4和导通控制晶体管T5均截止。
在T20阶段，信号ga控制数据写入晶体管T2和阈值补偿晶体管T3导通，导通的数据写入晶体管T2使数据线VD上传输的数据信号对驱动晶体管T1的栅极进行充电，以使驱动晶体管T1的栅极的电压变为：Vdata+Vth。其中，Vth代表驱动晶体管T1的阈值电压，Vdata代表数据信号的电压。并且，此阶段中，信号rst控制初始化晶体管T6和复位晶体管T7均截止。信号em控制发光控制晶体管T4和导通控制晶体管T5均截止。
在T30阶段，信号em控制发光控制晶体管T4和导通控制晶体管T5均导通。导通的发光控制晶体管T4将第一电源端VDD的电压Vdd提供给驱动晶体管T1的第一极，以使驱动晶体管T1的第一极的电压为Vdd。驱动晶体管T1根据其栅极电压Vdata+|Vth|，以及第一极的电压Vdd，产生驱动电流。该驱动电流通过导通的导通控制晶体管T5提供给发光元件0120，驱动发光元件0120发光。并且，此阶段中，信号rst控制初始化晶体管T6和复位晶体管T7截止。信号ga控制数据写入晶体管T2和阈值补偿晶体管T3截止。
需要说明的是，在本公开实施例中，上述晶体管的第一极可以为其源极， 第二极为其漏极；或第一极为其漏极，第二极为其源极，这可以根据实际应用的需求进行设计确定。并且，子像素中的像素电路除了可以为图2a和图2b所示的结构之外，还可以为包括其他数量的晶体管的结构，本公开实施例对此不作限定。下面以图2a所示的结构为例进行说明。
示例性地，显示面板包括衬底基板10、设置在衬底基板10上的晶体管阵列层，位于晶体管阵列层背离衬底基板10一侧的第一平坦层，位于第一平坦层背离衬底基板10一侧的第一电极层，位于第一电极层背离衬底基板10一侧的像素限定层，位于像素限定层背离衬底基板10一侧形成有支撑层100，位于像素限定层背离衬底基板10一侧的发光层以及位于发光层背离衬底基板10一侧的阴极。其中，晶体管阵列层可以用于形成像素电路中的晶体管和电容，以及形成扫描线、复位线、发光控制线EM、初始化线VINIT、与第一电源端VDD电连接的第一电源信号线VDD等。示例性地，晶体管阵列层可以包括有源半导体层0310、栅导电层0320、参考导电层0330以及源漏金属层0340。
示例性地，如图3与图4a示出了该像素电路0121的有源半导体层0310。有源半导体层0310可采用半导体材料通过图案化形成。有源半导体层0310可用于制作上述的驱动晶体管T1的驱动有源层T1-A、数据写入晶体管T2的有源层T2-A、阈值补偿晶体管T3的有源层T3-A、发光控制晶体管T4的有源层T4-A、导通控制晶体管T5的有源层T5-A、初始化晶体管T6的有源层T6-A和复位晶体管T7的有源层T7-A，各有源层可包括源极区域、漏极区域以及源极区域和漏极区域之间的沟道区。例如，各晶体管的有源层一体设置。
示例性地，有源半导体层0310可采用非晶硅、多晶硅、氧化物半导体材料等制作。需要说明的是，上述的源极区域和漏极区域可为掺杂有n型杂质或p型杂质的区域。
示例性地，在上述的有源半导体层0310上形成有栅绝缘层，用于保护上述的有源半导体层0310。如图3、图4b以及图5a所示，示出了该像素电路0121的栅导电层0320，栅导电层0320设置在栅绝缘层背离衬底基板10一侧， 从而与有源半导体层0310绝缘。栅导电层0320可以包括存储电容CST的第二极cc2、扫描线GA、复位线RST、发光控制线EM、突出部TB以及数据写入晶体管T2的栅极T2-G、阈值补偿晶体管T3的栅极T3-G、发光控制晶体管T4的栅极T4-G、导通控制晶体管T5的栅极T5-G、初始化晶体管T6的栅极T6-G和复位晶体管T7的栅极T7-G。其中，扫描线GA突出的部分形成了突出部TB。其中，一个重复单元对应至少一条扫描线GA、至少一条复位线RST以及至少一条发光控制线EM。例如，一个重复单元可以对应一条扫描线GA、一条复位线RST以及一条发光控制线EM。
例如，如图4b所示，数据写入晶体管T2的栅极T2-G可以为扫描线GA与有源半导体层0310交叠的部分，发光控制晶体管T4的栅极T4-G可以为发光控制线EM与有源半导体层0310交叠的第一部分，导通控制晶体管T5的栅极T5-G可以为发光控制线EM与有源半导体层0310交叠的第二部分，初始化晶体管T6的栅极T6-G为复位线RST与有源半导体层0310交叠的第一部分，复位晶体管T7的栅极T7-G为复位线RST与有源半导体层0310交叠的第二部分，阈值补偿晶体管T3可为双栅结构的薄膜晶体管，阈值补偿晶体管T3的第一个栅极可为扫描线GA与有源半导体层0310交叠的部分，阈值补偿晶体管T3的第二个栅极可为从扫描线GA突出的突出部TB与有源半导体层0310交叠的部分。如图3与图4b所示，存储电容CST的第二极cc2复用为驱动晶体管T1的栅极。
需要说明的是，图5a中的各虚线示出了栅导电层0320与有源半导体层0310交叠的各个部分。
示例性地，如图3与图4b所示，扫描线GA、复位线RST和发光控制线EM沿第一方向F1排布。且扫描线GA、复位线RST和发光控制线EM大致沿第二方向F2延伸。示例性地，扫描线GA在衬底基板10的正投影位于复位线RST在衬底基板10的正投影和发光控制线EM在衬底基板10的正投影之间。示例性地，图3仅是以第一方向F1为列方向，第二方向F2为行方向为例进行说明。在具体实施时，第一方向F1也可以为行方向，第二方向F2 也可以为列方向，在此不作限定。
示例性地，在第一方向F1上，存储电容CST的第二极cc2位于扫描线GA和发光控制线EM之间。并且，从扫描线GA突出的突出部TB位于扫描线GA远离发光控制线EM的一侧。突出部TB沿与第一方向F1的箭头相反的方向从扫描线GA突出来。
示例性地，在上述的栅导电层0320上形成有层间介质层，用于保护上述的栅导电层0320。如图3、图4c以及图5b所示，示出了该像素电路120a的参考导电层0330，参考导电层0330包括存储电容CST的第一极cc1、初始化线VINIT、遮光层ZG。其中，存储电容CST的第一极cc1与存储电容CST的第二极cc2至少部分交叠以形成存储电容CST。示例性地，存储电容CST的第一极cc1具有镂空区LQ，该镂空区LQ在衬底基板10的正投影可以与存储电容CST的第二极cc2在衬底基板10的正投影具有交叠区域。
示例性地，如图3、图4c以及图5b所示，遮光层ZG在衬底基板10的正投影与有源半导体层0310中的初始化晶体管T6的漏极区域(即初始化晶体管T6的漏极区域与驱动晶体管T1的栅极电连接的一侧)在衬底基板10的正投影交叠。这样可以降低光对初始化晶体管T6的影响，提高复位准确性。
示例性地，如图3、图4c以及图5b所示，阈值补偿晶体管T3为双栅晶体管。例如，遮光层ZG遮挡阈值补偿晶体管T3的两个栅极中间的有源层部分，因为阈值补偿晶体管T3直接连接驱动晶体管T1，可以起到稳定驱动晶体管T1工作状态的作用。
示例性地，在上述的参考导电层0330上形成有层间绝缘层，用于保护上述的参考导电层0330。如图3、图4d以及图5c所示，示出了该像素电路0121的源漏金属层0340，源漏金属层0340位于层间绝缘层背离衬底基板10一侧。其中，源漏金属层0340可以包括第一电源信号线VDD、数据线VD、第一转接部ZB1、第二转接部ZB2以及阳极转接部YZ。示例性地，各子像素spx分别包括第一转接部ZB1、第二转接部ZB2以及阳极转接部YZ。
示例性地，如图3、图4d以及图5c所示，同一子像素中，阳极转接部 YZ通过第二过孔GK2与导通控制晶体管的有源层的导体化区电连接。其中，第二过孔GK2贯穿层间绝缘层、层间介质层以及栅绝缘层。
示例性地，如图3、图4d以及图5c所示，第一转接部ZB1的第一端通过通孔TK01与初始化线VINIT电连接，第一转接部ZB1的第二端通过通孔TK02与有源半导体层0310中的初始化晶体管T6的源极区(如有源半导体层0310中的初始化晶体管T6的源极区和复位晶体管T7的源极区一体结构)电连接。其中，通孔TK01贯穿层间绝缘层。通孔TK02贯穿层间绝缘层、层间介质层以及栅绝缘层。
示例性地，如图3、图4d以及图5c所示，第二转接部ZB2的第一端通过通孔TK03与有源半导体层0310中的初始化晶体管T6的漏极区(初始化晶体管T6的漏极区与驱动晶体管的栅极电连接)电连接，第二转接部ZB2的第二端通过通孔TK04与存储电容CST的第二极cc2(即驱动晶体管的栅极)电连接。其中，通孔TK03贯穿层间绝缘层、层间介质层以及栅绝缘层。通孔TK04贯穿层间绝缘层和层间介质层。
示例性地，如图3、图4d以及图5c所示，阳极转接部YZ通过第二过孔GK2与有源半导体层0310中的第二发光控制电路0124的漏极区电连接。其中，第二过孔GK2贯穿层间绝缘层、层间介质层以及栅绝缘层。
示例性地，如图3、图4d以及图5c所示，数据线VD通过通孔TK05与有源半导体层0310中的数据写入晶体管T2的源极区电连接。其中，通孔TK05贯穿层间绝缘层、层间介质层以及栅绝缘层。
示例性地，如图3、图4d以及图5c所示，第一电源信号线VDD通过通孔TK06与有源半导体层0310中的发光控制晶体管T4的源极区电连接。其中，通孔TK06贯穿层间绝缘层、层间介质层以及栅绝缘层。
示例性地，如图3、图4d以及图5c所示，第一电源信号线VDD和数据线VD沿第二方向F2排列，并且，第一电源信号线VDD和数据线VD大致沿第一方向F1延伸。需要说明的是，在实际工艺中，由于工艺条件的限制或其他因素例如布线或过孔的设置，第一电源信号线VDD和数据线VD的延伸 方向只要大致满足上述条件即可，均属于本发明的保护范围。
示例性地，在上述的源漏金属层0340还可以形成有辅助绝缘层，用于保护上述的源漏金属层0340。在辅助绝缘层背离衬底基板10一侧还可以形成有辅助导电层，这样可以使辅助导电层与第一电源信号线VDD电连接，以降低第一电源信号线VDD的电阻。
示例性地，在上述的源漏金属层0340形成有第一平坦层，用于保护上述的源漏金属层0340。示例性地，如图3与图4e以及图5d所示，在第一平坦层背离形成有第一电极层。其中，第一电极层包括位于各子像素中的阳极。其中，各子像素中的阳极通过第一过孔GK1与阳极转接部YZ电连接。并且，第一过孔GK1贯穿第一平坦层。
示例性地，如图1与图4e所示，多个子像素包括沿第一方向F1相邻的第一颜色子像素spx1和第二颜色子像素spx2；其中，第一颜色子像素spx1包括阳极YG1，第二颜色子像素spx2包括阳极YG2。第一颜色子像素spx1中的第一过孔GK1在衬底基板10的正投影位于第一颜色子像素spx1中的主体部ZT1和第二颜色子像素spx2中的主体部ZT2在衬底基板10的正投影之间。示例性地，针对沿第一方向F1相邻的第一颜色子像素spx1和第二颜色子像素spx2，第二颜色子像素spx2中的阳极的一边在衬底基板10的正投影面向第一颜色子像素spx1中的阳极在衬底基板10的正投影一侧具有第一凹陷AX1。且第一凹陷AX1朝向第二颜色子像素spx2的主体部ZT2的中心设置。进一步地，显示面板包括多个重复单元PX；每个重复单元PX包括至少一个第一颜色子像素spx1和至少一个第二颜色子像素spx2。例如，每个重复单元PX包括沿第一方向F1相邻的第一颜色子像素spx1和第二颜色子像素spx2，相邻的两个重复单元具有两个第一凹陷AX1和两个第一过孔GK1；并且，在第一方向F1上，至少相邻的两个重复单元具有的两个第一凹陷AX1和两个第一过孔GK1排列于同一直线上。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，则红色子像素和绿色子像素沿第一方向F1相邻。并且，针对沿第一方向F1相邻的红色子像素和绿色子像素，绿色子 像素中的阳极在衬底基板10的正投影面向红色子像素中的阳极在衬底基板10的正投影一侧具有第一凹陷AX1。
示例性地，如图1与图4e所示，各子像素中包括的像素电路的布局结构示意图沿第一方向和第二方向阵列排布。也就是说，各子像素中包括的像素电路的布局结构沿行方向和列方向周期排列。进一步地，多个重复单元PX沿第二方向F2排列形成重复单元组PXZ，重复单元组PXZ沿第一方向F1排列。并且，重复单元包括沿第一方向F1依次排列的第一颜色子像素spx1和第二颜色子像素spx2。第二颜色子像素spx2中的阳极在衬底基板10的正投影面向第一颜色子像素spx1中的阳极在衬底基板10的正投影一侧具有第一凹陷AX1，也就是说，第一凹陷AX1设置在第二颜色子像素spx2中的主体部ZT2。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，同一重复单元中，绿色子像素中的阳极在衬底基板10的正投影面向红色子像素中的阳极在衬底基板10的正投影一侧具有第一凹陷AX1。例如，一个重复单元组PXZ可以对应一条扫描线GA、一条复位线RST以及一条发光控制线EM。
示例性地，如图1与图4e所示，重复单元还包括至少一个第三颜色子像素spx3。例如，重复单元可以包括一个第三颜色子像素spx3。其中，相邻的第一颜色子像素spx1、第二颜色子像素spx2以及第三颜色子像素spx3中的阳极之间的连线构成三角形。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，红色子像素、绿色子像素以及蓝色子像素中的阳极之间的连线构成三角形。
示例性地，如图3与图4e所示，阳极可以包括相互电连接的主体部与过孔部；其中，过孔部在衬底基板10的正投影覆盖第一过孔GK1在衬底基板10的正投影，且各子像素中，过孔部通过第一过孔GK1与阳极转接部YZ电连接。示例性地，第一颜色子像素spx1中的阳极YG1还可以包括电连接在主体部ZT1和过孔部GB1之间的第一连接部LB1，即第一颜色子像素spx1中 的主体部ZT1通过第一连接部LB1与过孔部GB1电连接。第二颜色子像素spx2中的阳极YZ2还包括电连接在主体部ZT2和过孔部GB2之间的第二连接部LB2，即第二颜色子像素spx2中的主体部ZT2通过第二连接部LB2与过孔部GB2电连接。第三颜色子像素spx3中的主体部ZT3与过孔部GB3直接电连接。例如，第一颜色子像素spx1为红色子像素，则红色子像素中的主体部通过第一连接部与过孔部电连接。第二颜色子像素spx2为绿色子像素，则绿色子像素中的主体部通过第二连接部与过孔部电连接。第三颜色子像素spx3为蓝色子像素，则蓝色子像素中的主体部与过孔部直接电连接。
示例性地，如图3与图4e所示，第一连接部沿第一方向F1延伸。第二连接部沿第三方向F3延伸。其中，第三方向F3与第一方向F1和第二方向F2均不同。例如，第三方向F3分别与第一方向F1和第二方向F2具有夹角，从而可以使第二连接部斜向上方向延伸。
示例性地，如图3与图4e所示，同一重复单元中，第三颜色子像素spx3中的主体部在衬底基板10的正投影面向第二颜色子像素spx2中的第一过孔GK1在衬底基板10的正投影一侧具有第二凹陷AX2。例如，同一重复单元中，第三颜色子像素spx3中的主体部在衬底基板10的正投影面向第二颜色子像素spx2中的过孔部GB2在衬底基板10的正投影一侧具有第二凹陷AX2。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，蓝色子像素中的主体部在衬底基板10的正投影面向绿色子像素中的第一过孔GK1在衬底基板10的正投影一侧具有第二凹陷AX2。
示例性地，如图3与图4e所示，同一重复单元中，第一颜色子像素spx1中的第一过孔GK1在衬底基板10的正投影位于第一颜色子像素spx1中的阳极YZ1和第二颜色子像素spx2中的阳极YZ2在衬底基板10的正投影之间。
示例性地，如图3与图4e所示，同一重复单元中，第二颜色子像素spx2中的第一过孔GK1在衬底基板10的正投影位于第一颜色子像素spx1中的过孔部GB1与第三颜色子像素spx3中的主体部ZT3在衬底基板10的正投影之 间。并且第二颜色子像素spx2中的第一过孔GK1、第一颜色子像素spx1中的过孔部GB1、和第三颜色子像素spx3中的主体部ZT3在衬底基板10上的正投影位于同一直线上，并且该直线可以与第一方向F1大致平行。
示例性地，如图3与图4e所示，同一重复单元中，第三颜色子像素spx3中的第一过孔GK1在衬底基板10的正投影位于第二凹陷AX2在衬底基板10的正投影背离第二颜色子像素spx2中的过孔部GB2在衬底基板10的正投影的一侧。例如，第二颜色子像素spx2为绿色子像素，第一颜色子像素spx1为红色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，红色子像素中的第一过孔GK1在衬底基板10的正投影位于红色子像素中的阳极和绿色子像素中的阳极在衬底基板10的正投影之间。绿色子像素中的第一过孔GK1在衬底基板10的正投影位于红色子像素中的过孔部与蓝色子像素中的主体部在衬底基板10的正投影之间。蓝色子像素中的第一过孔GK1在衬底基板10的正投影位于第二凹陷AX2在衬底基板10的正投影背离绿色子像素中的过孔部在衬底基板10的正投影的一侧。
示例性地，如图3与图4e所示，同一重复单元中，第二颜色子像素spx2中的阳极的第一凹陷AX1在第二方向F2上的正投影与第一颜色子像素spx1中的第一过孔GK1在第二方向F2上的正投影至少具有交叠区域；其中，第一方向F1与第二方向F2不同。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，绿色子像素中的阳极的第一凹陷AX1在第二方向F2上的正投影与红色子像素中的第一过孔GK1在第二方向F2上的正投影至少具有交叠区域。需要说明的是，在第二方向F2上的正投影指的是，绿色子像素的阳极第一凹陷AX1和红色子像素中的第一过孔GK1在第二方向F2所在的直线上的线投影，二者的线投影长度存在交叠。本申请中在第一或者第二方向的正投影，均指的是在第一方向或者第二方向所在直线上的线投影。
示例性地，如图3与图4e所示，同一重复单元中，第三颜色子像素spx3中的主体部的第二凹陷AX2在第一方向F1上的正投影与第二颜色子像素 spx2中的第一过孔GK1在第一方向F1上的正投影至少具有交叠区域。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，蓝色子像素中的主体部的第二凹陷AX2在第一方向F1上的正投影与绿色子像素中的第一过孔GK1在第一方向F1上的正投影至少具有交叠区域。
示例性地，如图3与图4e所示，同一重复单元中，第二颜色子像素spx2中的阳极的第一凹陷AX1在第二方向F2上的正投影覆盖第一颜色子像素spx1中的第一过孔GK1在第二方向F2上的正投影。第二颜色子像素spx2中的阳极的第一凹陷AX1在第二方向F2上的正投影覆盖第一颜色子像素spx1中的过孔部GB1在第二方向F2上的正投影。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，绿色子像素中的阳极的第一凹陷AX1在第二方向F2上的正投影覆盖红色子像素中的第一过孔GK1在第二方向F2上的正投影。
示例性地，如图3与图4e所示，同一重复单元中，第三颜色子像素spx3中的主体部ZT3的第二凹陷AX2在第一方向F1上的正投影覆盖第二颜色子像素spx2中的第一过孔GK1在第一方向F1上的正投影。第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，蓝色子像素中的主体部的第二凹陷AX2在第一方向F1上的正投影覆盖绿色子像素中的第一过孔GK1在第一方向F1上的正投影。
示例性地，如图3与图4e所示，同一重复单元中，第三颜色子像素spx3中的主体部ZT3的第二凹陷AX2在第一方向F1上的正投影覆盖第二颜色子像素spx2中的过孔部GB2在第一方向F1上的正投影。第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，蓝色子像素中的主体部的第二凹陷AX2在第一方向F1上的正投影覆盖绿色子像素中的过孔部GB2在第一方向F1上的正 投影。
示例性地，如图3与图4e所示，第二颜色子像素spx2中的主体部ZT2具有第一凹陷AX1，且同一重复单元中，第一凹陷AX1在第二方向F2上的正投影覆盖第一颜色子像素spx1中的过孔部在第二方向F2上的正投影。例如，第二颜色子像素spx2为绿色子像素，第一颜色子像素spx1为红色子像素，第三颜色子像素spx3为蓝色子像素，则绿色子像素中的主体部具有第一凹陷AX1，且同一重复单元中，第一凹陷AX1在第二方向F2上的正投影覆盖红色子像素中的过孔部在第二方向F2上的正投影。
示例性地，如图3与图4e所示，同一重复单元中，第三颜色子像素spx3中的主体部ZT3的第二凹陷AX2在第一方向F1上的正投影覆盖第二颜色子像素spx2中的过孔部ZT2在第一方向F1上的正投影。例如，第二颜色子像素spx2为绿色子像素，第一颜色子像素spx1为红色子像素，第三颜色子像素spx3为蓝色子像素，则同一重复单元中，蓝色子像素中的主体部的第二凹陷AX2在第一方向F1上的正投影覆盖绿色子像素中的过孔部在第一方向F1上的正投影。
示例性地，如图3与图4e所示，第一凹陷AX1在衬底基板10的正投影的边缘与第一颜色子像素spx1中的过孔部GB1在衬底基板10的正投影的边缘大致平行。例如，第二颜色子像素spx2为绿色子像素，第一颜色子像素spx1为红色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，第一凹陷AX1在衬底基板10的正投影的边缘与红色子像素中的过孔部在衬底基板10的正投影的边缘大致平行。需要说明的是，在实际工艺中，由于工艺条件的限制或其他因素例如布线或过孔的设置，上述平行关系只要大致满足上述条件即可，均属于本发明的保护范围。
示例性地，如图3与图4e所示，第二凹陷AX2在衬底基板10的正投影的边缘与第二颜色子像素spx2中的主体部ZT2在衬底基板10的正投影的边缘大致平行。例如，第二颜色子像素spx2为绿色子像素，第一颜色子像素spx1为红色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，第二 凹陷AX2在衬底基板10的正投影的边缘与绿色子像素中的主体部在衬底基板10的正投影的边缘大致平行。需要说明的是，在实际工艺中，由于工艺条件的限制或其他因素例如布线或过孔的设置，上述平行关系只要大致满足上述条件即可，均属于本发明的保护范围。
示例性地，如图3与图4e所示，第一凹陷AX1在衬底基板10的正投影的边缘与第一颜色子像素spx1中的过孔部ZT1在衬底基板10的正投影的边缘之间的第一距离不小于2.5μm。例如，第二颜色子像素spx2为绿色子像素，第一颜色子像素spx1为红色子像素，第三颜色子像素spx3为蓝色子像素，第一凹陷AX1在衬底基板10的正投影的边缘与红色子像素中的过孔部在衬底基板10的正投影的边缘之间的第一距离不小于2.5μm。例如，第一凹陷AX1在衬底基板10的正投影的边缘与红色子像素中的过孔部在衬底基板10的正投影的边缘之间的第一距离为2.5～20μm。例如，可以使第一距离设置为2.5μm。或者，也可以使第一距离设置为3.5μm，或者，也可以使第一距离设置为5.5μm，或者，也可以使第一距离设置为10μm，或者，也可以使第一距离设置为20μm。在实际应用中，可以结合制备工艺和设备的精度，在批量生产显示面板时，可以将第一距离设置为3.5μm。当然，在实际应用中，可以根据实际应用的需求设置第一距离的数值，在此不作限定。
示例性地，如图3与图4e所示，第二凹陷AX2在衬底基板10的正投影的边缘与第二颜色子像素spx2中的主体部ZT2在衬底基板10的正投影的边缘之间的第二距离不小于2.5μm。例如，第二凹陷AX2在衬底基板10的正投影的边缘与第二颜色子像素spx2中的主体部ZT2在衬底基板10的正投影的边缘之间的第二距离为2.5～20μm。例如，例如，第二颜色子像素spx2为绿色子像素，第一颜色子像素spx1为红色子像素，第三颜色子像素spx3为蓝色子像素，第二凹陷AX2在衬底基板10的正投影的边缘与绿色子像素中的过孔部在衬底基板10的正投影的边缘之间的第二距离不小于2.5μm。进一步地，第二距离为2.5～20μm，可以使第二距离设置为2.5μm。或者，也可以使第二距离设置为3.5μm，或者，也可以使第二距离设置为5.5μm，或者， 也可以使第二距离设置为10μm，或者，也可以使第二距离设置为20μm。在实际应用中，可以结合制备工艺和设备的精度，在批量生产显示面板时，可以将第二距离设置为3.5μm。当然，在实际应用中，可以根据实际应用的需求设置第二距离的数值，在此不作限定。
示例性地，如图3与图4e所示，晶体管阵列层包括位于各子像素中的驱动晶体管。第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，绿色子像素中的阳极在衬底基板10的正投影与红色子像素中的驱动晶体管的沟道区在衬底基板10的正投影具有交叠区域。红色子像素中的阳极在衬底基板10的正投影与各驱动晶体管的沟道区在衬底基板10的正投影不交叠。示例性地，红色子像素中的阳极在衬底基板10的正投影与红色子像素中的像素电路在衬底基板10的正投影具有交叠区域。
示例性地，如图1、图3与图4e所示，一个重复单元对应一条扫描线GA、一条复位线RST以及一条发光控制线EM。进一步地，一个重复单元组PXZ对应一条扫描线GA、一条复位线RST以及一条发光控制线EM，即一个重复单元组PXZ中的像素电路电连接同一条扫描线GA、同一条复位线RST以及同一条发光控制线EM。其中，针对同一重复单元对应的扫描线GA、复位线RST以及发光控制线EM，扫描线GA在衬底基板10的正投影位于复位线RST与发光控制线EM在衬底基板10的正投影之间。例如，针对同一重复单元组对应的扫描线GA、复位线RST以及发光控制线EM，扫描线GA在衬底基板10的正投影位于复位线RST与发光控制线EM在衬底基板10的正投影之间。
示例性地，如图1、图3与图4e所示，在一个重复单元中，复位线RST在衬底基板10的正投影与该复位线RST控制的红色子像素中的阳极在衬底基板10的正投影不交叠，发光控制线EM在衬底基板10的正投影与该发光控制线EM控制的绿色子像素中的阳极在衬底基板10的正投影具有交叠区域，扫描线GA在衬底基板10的正投影与该扫描线GA控制的各阳极在衬底基板10的正投影不交叠。进一步地，在一个重复单元组PXZ中，复位线RST在 衬底基板10的正投影与该复位线RST控制的红色子像素中的阳极在衬底基板10的正投影不交叠，发光控制线EM在衬底基板10的正投影与该发光控制线EM控制的绿色子像素中的阳极在衬底基板10的正投影具有交叠区域，扫描线GA在衬底基板10的正投影与该扫描线GA控制的各阳极在衬底基板10的正投影不交叠。进一步地，针对一个重复单元，控制该重复单元的发光控制线EM在衬底基板10的正投影与蓝色子像素中的阳极和绿色子像素中的阳极在衬底基板10的正投影分别具有交叠区域，控制该重复单元的复位线RST和扫描线GA在衬底基板10的正投影与各阳极在衬底基板10的正投影不交叠。需要说明的是，复位线RST为控制一个重复单元中的初始化晶体管T6和复位晶体管T7的信号线。发光控制线EM为控制一个重复单元中的发光控制晶体管T4和导通控制晶体管T5的信号线。扫描线GA为控制一个重复单元中的数据写入晶体管T2和阈值补偿晶体管T3的信号线。例如，针对一个重复单元组PXZ，控制重复单元组PXZ的发光控制线EM在衬底基板10的正投影与蓝色子像素中的阳极和绿色子像素中的阳极在衬底基板10的正投影分别具有交叠区域，控制重复单元组PXZ的复位线RST和扫描线GA在衬底基板10的正投影与各阳极在衬底基板10的正投影不交叠。需要说明的是，复位线RST为控制一个重复单元组中的初始化晶体管T6和复位晶体管T7的信号线。发光控制线EM为控制一个重复单元组中的发光控制晶体管T4和导通控制晶体管T5的信号线。扫描线GA为控制一个重复单元组中的数据写入晶体管T2和阈值补偿晶体管T3的信号线。
示例性地，如图1、图3与图4e所示，复位线在衬底基板10的正投影与红色子像素中的阳极在衬底基板10的正投影具有交叠区域，发光控制线在衬底基板10的正投影与绿色子像素中的阳极在衬底基板10的正投影具有交叠区域，扫描线在衬底基板10的正投影与各阳极在衬底基板10的正投影不交叠。
示例性地，如图3与图4e所示，同一重复单元中，第三颜色子像素spx3中的阳极在衬底基板10的正投影分别与控制第三颜色子像素spx3中的像素电 路的复位线和发光控制线在衬底基板10的正投影具有交叠区域。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，同一重复单元中，蓝色子像素中的阳极在衬底基板10的正投影分别与复位线和发光控制线在衬底基板10的正投影具有交叠区域。
示例性地，如图3与图4e所示，红色子像素中的第一过孔GK1和第二过孔GK2在衬底基板10的正投影具有第一交叠区域。绿色子像素中的第一过孔GK1和第二过孔GK2在衬底基板10的正投影具有第二交叠区域。蓝色子像素中的第一过孔GK1和第二过孔GK2在衬底基板10的正投影具有第三交叠区域。其中，第一交叠区域的面积不大于第二交叠区域的面积。第一交叠区域的面积不大于第三交叠区域的面积。进一步地，可以使第三交叠区域的面积小于第二交叠区域的面积大致相等。需要说明的是，在实际工艺中，由于工艺条件的限制或其他因素例如布线或过孔的设置，上述相等关系只要大致满足上述条件即可，均属于本发明的保护范围。
示例性地，第一交叠区域的面积为0～0.9μm。例如，第一交叠区域的面积也可以为0.5μm，或者，第一交叠区域的面积也可以为0.9μm。或者，第一交叠区域的面积可以为0，这样可以使红色子像素中的第一过孔GK1和第二过孔GK2在衬底基板10的正投影不交叠。
示例性地，第二交叠区域的面积为0～0.9μm。例如，第二交叠区域的面积也可以为0.5μm，或者，第二交叠区域的面积也可以为0.9μm。或者，第二交叠区域的面积可以为0，这样可以使绿色子像素中的第一过孔GK1和第二过孔GK2在衬底基板10的正投影不交叠。
示例性地，第三交叠区域的面积为0～0.9μm。例如，第三交叠区域的面积也可以为0.5μm，或者，第三交叠区域的面积也可以为0.9μm。或者，第三交叠区域的面积可以为0，这样可以使蓝色子像素中的第一过孔GK1和第二过孔GK2在衬底基板10的正投影不交叠。
示例性地，在第一颜色子像素spx1为红色子像素，第二颜色子像素spx2 为绿色子像素，第三颜色子像素spx3为蓝色子像素时，可以使第二交叠区域设置的大一些，以保证蓝色子像素和绿色子像素中的阳极之间的距离，避免混色。
示例性地，如图3与图4e所示，沿第二方向F2相邻的重复单元中的第一过孔GK1大致沿第二方向F2依次排列.例如，重复单元组中的第一过孔GK1大致沿第二方向F2依次排列。示例性地，沿第二方向F2相邻的重复单元中的第一过孔GK1在第一方向F1上的正投影重叠。例如，重复单元组中的第一过孔GK1在第一方向F1上的正投影重叠。需要说明的是，在实际工艺中，由于工艺条件的限制或其他因素例如布线或过孔的设置，第一过孔GK1的排列关系只要大致满足上述条件即可，均属于本发明的保护范围。
示例性地，如图3、图4e与图4f所示，位于第一电极层背离衬底基板10一侧形成有像素限定层，像素限定层包括位于各子像素中的开口，且同一子像素中，开口在衬底基板10的正投影位于阳极在衬底基板10的正投影内。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，红色子像素具有开口KK1，绿色子像素具有开口KK2，蓝色子像素具有开口KK3。需要说明的是，各子像素中的开口所在的区域相当于子像素的发光区域。
示例性地，如图3、图4e与图4f所示，第一颜色子像素spx1和第二颜色子像素spx2中的至少一个子像素中，开口在衬底基板10的正投影为矩形。例如，第一颜色子像素spx1和第二颜色子像素spx2中的开口在衬底基板10的正投影均为矩形。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，红色子像素中的开口KK1和绿色子像素中的开口KK2在衬底基板10的正投影均为矩形。
示例性地，如图3、图4e与图4f所示，第三颜色子像素spx3中的开口的面积大于第二颜色子像素spx2中的开口的面积，第二颜色子像素spx2中的开口的面积大于第一颜色子像素spx1中的开口的面积。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素 spx3为蓝色子像素，蓝色子像素中的开口KK3的面积大于绿色子像素中的开口KK2的面积，绿色子像素中的开口KK2的面积大于红色子像素中的开口KK1的面积。在实际应用中，各子像素中的开口面积可以与子像素的发光寿命成反比，例如，红色子像素的发光寿命大于绿色子像素的发光寿命大于蓝色子像素的发光寿命，则可以将蓝色子像素中的开口的面积大于绿色子像素中的开口的面积，绿色子像素中的开口的面积大于红色子像素中的开口的面积。
示例性地，如图3、图4e与图4f所示，第三颜色子像素spx3中，开口在衬底基板10的正投影面向第三颜色子像素spx3中的第一过孔GK1在衬底基板10的正投影的一侧具有开口凹陷AX0。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，在蓝色子像素中，开口KK3在衬底基板10的正投影面向第一过孔GK1在衬底基板10的正投影的一侧具有开口凹陷AX0。通过设置开口凹陷AX0可以为第一过孔GK1扇出所需要的面积，从而可以保证开口KK3中的阳极平整度较高，提高显示效果。
示例性地，如图3、图4e与图4f所示，第三颜色子像素spx3中，开口凹陷AX0在第一方向F1上的正投影覆盖第一过孔GK1在第一方向F1上的正投影。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，在蓝色子像素中，开口凹陷AX0在第一方向F1上的正投影覆盖第一过孔GK1在第一方向F1上的正投影。
示例性地，如图3、图4e与图4f所示，第三颜色子像素spx3中，开口凹陷AX0在衬底基板10的正投影的边缘与第一过孔GK1在衬底基板10的正投影的边缘大致平行。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，在蓝色子像素中，开口凹陷AX0在衬底基板10的正投影的边缘与第一过孔GK1在衬底基板10的正投影的边缘大致平行。需要说明的是，在实际工艺中，由于工艺 条件的限制或其他因素例如布线或过孔的设置，上述平行关系只要大致满足上述条件即可，均属于本发明的保护范围。
示例性地，如图3、图4e与图4f所示，第三颜色子像素spx3中，开口凹陷AX0在衬底基板10的正投影的边缘与第一过孔GK1在衬底基板10的正投影的边缘之间的第三距离不小于2.25μm。进一步地，第三距离为2.25～20μm。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，在蓝色子像素中，开口凹陷AX0在衬底基板10的正投影的边缘与第一过孔GK1在衬底基板10的正投影的边缘之间的第三距离不小于2.25μm。示例性地，可以使第三距离设置为2.25μm。或者，也可以使第三距离设置为2.5μm。或者，也可以使第三距离设置为20μm。在实际应用中，可以结合制备工艺和设备的精度，在批量生产显示面板时，可以将第三距离设置为2.5μm。当然，在实际应用中，可以根据实际应用的需求设置第三距离的数值，在此不作限定。
示例性地，如图3、图4e与图4f所示，第三颜色子像素spx3中，阳极YG3的主体部ZT3在衬底基板10的正投影面向第三颜色子像素spx3的阳极YG3的第一过孔GK1在衬底基板10的正投影的一侧具有第三凹陷AX3，且第三凹陷AX3与开口凹陷AX0大致平行。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，在蓝色子像素中，阳极YG3的主体部ZT3在衬底基板10的正投影面向第三颜色子像素spx3的阳极YG3的第一过孔GK1在衬底基板10的正投影的一侧具有第三凹陷AX3，且第三凹陷AX3与开口凹陷AX0大致平行。
示例性地，如图3、图4e与图4f所示，第三颜色子像素spx3中，第三凹陷AX3在衬底基板10的正投影的边缘与开口凹陷AX0在衬底基板10的正投影的边缘重叠。例如，第一颜色子像素spx1为红色子像素，第二颜色子像素spx2为绿色子像素，第三颜色子像素spx3为蓝色子像素，在蓝色子像素中，第三凹陷AX3在衬底基板10的正投影的边缘与开口凹陷AX0在衬底基板10的正投影的边缘重叠。
示例性地，如图3、图4e、图4f以及图4g所示，支撑层100可以包括多列第一隔垫物PS-1和多列第二隔垫物PS-2；第一隔垫物PS-1和第二隔垫物PS-2位于不同列；一列第一隔垫物PS-1对应一列子像素，一列第二隔垫物PS-2对应另一列子像素。第一隔垫物PS-1所在列中子像素的数量和第二隔垫物PS-2所在列中子像素的数量不同。示例性地，一列第一隔垫物PS-1对应一列子像素中的阳极，一列第二隔垫物PS-2对应另一列子像素中的阳极。并且，第一隔垫物PS-1所在列中阳极的数量和第二隔垫物PS-2所在列中阳极的数量不同。
示例性地，如图3、图4e、图4f以及图4g所示，第一隔垫物PS-1对应的子像素中的至少一个子像素的阳极沿第一方向F1(例如列方向)延伸，第一隔垫物PS-1和第二隔垫物PS-2分别沿第二方向F2(例如行方向)延伸。示例性地，第一隔垫物PS-1对应的子像素中的至少一个子像素的阳极沿列方向(即第一方向F1)延伸，第一隔垫物PS-1和第二隔垫物PS-2分别沿行方向(即第二方向F2)延伸。并且，针对第一隔垫物PS-1与对应的子像素，在列方向上第一隔垫物PS-1和子像素沿列方向(即第一方向F1)交替重复排列且一一对应。
示例性地，如图3、图4e、图4f以及图4g所示，第一隔垫物PS-1在列方向(即第一方向F1)上的正投影与各子像素中的阳极在列方向(即第一方向F1)上的正投影无交叠。
示例性地，如图3、图4e、图4f以及图4g所示，第一隔垫物PS-1的面积(例如第一隔垫物PS-1在衬底基板10的正投影的面积)与对应的子像素的开口的面积(例如子像素的开口在衬底基板10的正投影的面积)之间具有第一比值。以及第二隔垫物PS-2的面积(例如第二隔垫物PS-2在衬底基板10的正投影的面积)与在列方向上相邻的两个第二隔垫物PS-2之间的所有子像素的开口的面积和(例如在列方向上相邻的两个第二隔垫物PS-2之间的所有子像素的开口在衬底基板10的正投影的面积之和)之间具有第二比值。可以使第一比值与第二比值不同。示例性地，可以使第一比值大于第二比值。 其中，第一比值为第一隔垫物PS-1的面积除以对应的子像素的开口的面积后的值。第二比值为第二隔垫物PS-2的面积除以在列方向上相邻的两个第二隔垫物PS-2之间的所有子像素的开口的面积和后的值。
示例性地，如图3、图4e、图4f以及图4g所示，第一隔垫物PS-1的面积与第三颜色子像素spx3中的开口KK3的面积之间具有第一比值。即第一比值为第一隔垫物PS-1的面积除以第三颜色子像素spx3中的开口KK3的面积后的值。
示例性地，如图3、图4e、图4f以及图4g所示，第二隔垫物PS-2的面积与第一颜色子像素spx1和第二颜色子像素spx2的开口的面积和之间具有第二比值。即第二比值为第二隔垫物PS-2的面积除以第一颜色子像素spx1和第二颜色子像素spx2的开口的面积之和后的值。
示例性地，如图3、图4e、图4f以及图4g所示，沿列方向(即第一方向F1)相邻的第一隔垫物PS-1的面积比为0.8～1.2。例如，沿列方向(即第一方向F1)相邻的第一隔垫物PS-1在衬底基板10的正投影的面积比可以为0.8～1.2。示例性地，沿列方向(即第一方向F1)相邻的第一隔垫物PS-1的面积比为0.9～1.1。例如，沿列方向(即第一方向F1)相邻的第一隔垫物PS-1的面积比可以为0.8。沿列方向(即第一方向F1)相邻的第一隔垫物PS-1的面积比也可以为0.9。沿列方向(即第一方向F1)相邻的第一隔垫物PS-1的面积比也可以为1.0。沿列方向(即第一方向F1)相邻的第一隔垫物PS-1的面积比也可以为1.1。沿列方向(即第一方向F1)相邻的第一隔垫物PS-1的面积比也可以为1.2。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，沿列方向(即第一方向F1)相邻的第一隔垫物PS-1之间具有第一间隔距离HG1，沿列方向(即第一方向F1)相邻的第二隔垫物PS-2之间具有第二间隔距离HG2，第二间隔距离HG2大于第一间隔距离HG1。示例性地，第一间隔距离HG1可以为沿列方向(即第一方向F1)相邻的第一隔垫物PS-1的边界之间的最小距离。第二 间隔距离HG2可以为沿列方向(即第一方向F1)相邻的第二隔垫物PS-2的边界之间的最小距离。
示例性地，如图3、图4e、图4f以及图4g所示，第一隔垫物PS-1在列方向(即第一方向F1)的宽度大于第二隔垫物PS-2在列方向(即第一方向F1)上的宽度；并且第一隔垫物PS-1在行方向(即第二方向F21)的宽度不小于第二隔垫物PS-2在行方向(即第二方向F2)上的宽度。这样可以使第一隔垫物PS-1在衬底基板10的正投影的面积大于第二隔垫物PS-2在衬底基板10的正投影的面积。
示例性地，如图3、图4e、图4f以及图4g所示，第二隔垫物PS-2对应的子像素可以包括第一颜色子像素spx1和第二颜色子像素spx2；其中，沿列方向(即第一方向F1)相邻的第二隔垫物PS-2之间设置有一个第一颜色子像素spx1的阳极YG1和一个第二颜色子像素spx2的阳极YG2。这样可以使沿列方向(即第一方向F1)相邻的第二隔垫物PS-2被一个第一颜色子像素spx1的阳极YG1和一个第二颜色子像素spx2的阳极YG2间隔开。
示例性地，如图3、图4e、图4f以及图4g所示，第一隔垫物PS-1对应的子像素包括第三颜色子像素spx3；其中，沿列方向(即第一方向F1)相邻的第一隔垫物PS-1之间设置有一个第三颜色子像素spx3的阳极YG3。这样可以使沿列方向(即第一方向F1)相邻的第一隔垫物PS-1被一个第三颜色子像素spx3的阳极YG3间隔开。
示例性地，如图3、图4e、图4f以及图4g所示，第一隔垫物PS-1所在列和第二隔垫物PS-2所在列沿行方向(即第二方向F2)交替排列；并且第一隔垫物PS-1和第二隔垫物PS-2沿行方向(即第二方向F2)交替排列于一条直线上。这样可以使第一隔垫物PS-1和第二隔垫物PS-2在行方向(即第二方向F2)上和列方向(即第一方向F1)上交替排列，从而可以尽可能均匀的排列。
示例性地，如图3、图4e、图4f以及图4g所示，第一隔垫物PS-1在行方向(即第二方向F2)上的宽度与对应的子像素中的阳极的主体部在行方向 上的宽度具有第三比值。例如，第一隔垫物PS-1在行方向上的宽度与第三颜色子像素spx3中的阳极YG3的主体部ZT3在行方向(即第二方向F2)上的宽度具有第三比值。
以及第二隔垫物PS-2在行方向(即第二方向F2)上的宽度与在列方向上相邻的两个第二隔垫物PS-2之间的一个子像素中的阳极的主体部在行方向上的宽度具有第四比值。例如，第二隔垫物PS-2在行方向(即第二方向F2)上的宽度与第一颜色子像素spx1中的阳极YG1的主体部ZT1在行方向(即第二方向F2)上的宽度具有第四比值，或者，第二隔垫物PS-2在行方向上的宽度与第二颜色子像素spx2中的阳极YG2的主体部ZT2在行方向(即第二方向F2)上的宽度具有第四比值。示例性地，可以使第三比值大于第四比值。其中，第三比值可以为第一隔垫物PS-1在行方向上的宽度除以对应的子像素中的阳极的主体部在行方向上的宽度后的值。第四比值可以为第二隔垫物PS-2在行方向上的宽度除以对应的子像素中的阳极的主体部在行方向上的宽度后的值。
示例性地，如图3、图4e、图4f以及图4g所示，支撑层100还可以包括与第一隔垫物PS-1和第二隔垫物PS-2间隔设置的多个第三隔垫物PS-3；第三隔垫物PS-3的面积与第一隔垫物PS-1的面积不同；并且第三隔垫物PS-3在列方向(即第一方向F1)上的正投影与第一隔垫物PS-1和第二隔垫物PS-2在列方向(即第一方向F1)上的正投影不交叠。
示例性地，如图3、图4e、图4f以及图4g所示，第二隔垫物PS-2和第三隔垫物PS-3交替排列于一列中，且相邻的第二隔垫物PS-2和第三隔垫物PS-3设置有一个子像素的主体部。示例性地，在列方向上，一个第三隔垫物PS-3具有相邻的两个第二隔垫物PS-2，这两个第二隔垫物PS-2中的一个第二隔垫物PS-2位于第三隔垫物PS-3上方，另一个第二隔垫物PS-2位于第三隔垫物PS-3下方。并且，该第三隔垫物PS-3与位于其上方的第二隔垫物PS-2之间设置有一个第一颜色子像素spx1的主体部ZT1，该第三隔垫物PS-3与位于其下方的第二隔垫物PS-2之间设置有一个第二颜色子像素spx2的主体部 ZT2。
示例性地，如图3、图4e、图4f以及图4g所示，第三隔垫物PS-3的面积与第二隔垫物PS-2的面积之间具有第五比值，第五比值可以为0.8～1.2。示例性地，也可以使第五比值为0.9～1.1。例如，可以使第五比值为0.8。也可以使第五比值为0.9。也可以使第五比值为1.0。也可以使第五比值为1.1。也可以使第五比值为1.2。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，第三隔垫物PS-3在衬底基板10的正投影与第一颜色子像素spx1中的过孔部GB1在衬底基板10的正投影至少具有交叠区域。示例性地，第三隔垫物PS-3在衬底基板10的正投影可以覆盖第一颜色子像素spx1中的过孔部GB1在衬底基板10的正投影。
示例性地，如图3、图4e、图4f以及图4g所示，第三隔垫物PS-3在列方向上的宽度与第一颜色子像素spx1的开口在列方向上的宽度之间具有第六比值。即第六比值可以为第三隔垫物PS-3在列方向上的宽度除以第一颜色子像素spx1的开口在列方向上的宽度后的值。示例性地，第六比值可以为0.4～0.8。示例性地，也可以使第六比值为0.5～0.7。例如，可以使第六比值为0.4。也可以使第六比值为0.5。也可以使第六比值为0.6。也可以使第六比值为0.7。也可以使第六比值为0.8。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，第二隔垫物PS-2在列方向上的宽度与第二颜色子像素spx2中的开口在列方向上的宽度之间具有第七比值。即第七比值可以为第二隔垫物PS-2在列方向上的宽度除以第二颜色子像素spx2中的开口在列方向上的宽度后的值。示例性地，第七比值可以为0.4～0.8。例如，可以使第七比值可以为0.5～0.7。示例性地，可以使第七比值可以为0.4。也可以使第七比值可以为0.5。也可以使第七比值可以为0.6。也可以使第七比值可以为0.7。也可以使第七比值可以为0.8。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，在列方向上，第一隔垫物PS-1和相邻的第三颜色子像素spx3的开口KK3之间具有第一间距HW1。在列方向上，第二隔垫物PS-2和最近邻的第二颜色子像素spx2的开口KK2之间具有第二间距HW2，且第二隔垫物PS-2和最近邻的第一颜色子像素spx1的开口KK1之间具有第三间距HW3。在列方向上，第三隔垫物PS-3和最近邻的第二颜色子像素spx2的开口KK2之间具有第四间距HW4，且第三隔垫物PS-3和最近邻的第一颜色子像素spx1的开口KK1之间具有第五间距HW5；其中，第二间距HW2、第三间距HW3、第四间距HW4以及第五间距HW5均小于第一间距HW1。
示例性地，可以使第二间距HW2与第三间距HW3之间的比值为0.8～1.2。示例性地，也可以使第二间距HW2与第三间距HW3之间的比值为0.9～1.1。例如，可以使第二间距HW2与第三间距HW3之间的比值为0.8。也可以使第二间距HW2与第三间距HW3之间的比值为0.9。也可以使第二间距HW2与第三间距HW3之间的比值为1.0。也可以使第二间距HW2与第三间距HW3之间的比值为1.1。也可以使第二间距HW2与第三间距HW3之间的比值为1.2。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，可以使第四间距HW4与第五间距HW5之间的比值为0.8～1.2。示例性地，也可以使第四间距HW4与第五间距HW5之间的比值为0.9～1.1。例如，可以使第四间距HW4与第五间距HW5之间的比值为0.8。也可以使第四间距HW4与第五间距HW5之间的比值为0.9。也可以使第四间距HW4与第五间距HW5之间的比值为1.0。也可以使第四间距HW4与第五间距HW5之间的比值为1.1。也可以使第四间距HW4与第五间距HW5之间的比值为1.2。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体 部ZT1在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR1为1.5～3.0μm。示例性地，第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR1为1.6～2.9μm。例如，第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR1可以为1.5μm。第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR1也可以为1.6μm。第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR1也可以为1.9μm。第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR1也可以为2.0μm。第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR1也可以为2.9μm。第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR1也可以为3.0μm。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR2可以为1.5～3.0μm。示例性地，第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR2也可以为1.6～2.9μm。例如，第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜 色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR2也可以为1.5μm。第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR2也可以为1.6μm。第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR2也可以为1.9μm。第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR2也可以为2.0μm。第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR2也可以为2.9μm。第一颜色子像素spx1中，开口KK1在衬底基板10的正投影的边界与第一颜色子像素spx1中主体部ZT1在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR2也可以为3.0μm。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR3可以为1.5～3.0μm。示例性地，第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR3也可以为1.6～2.9μm。例如，第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR3也可以为1.5μm。第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR3也可以为1.6μm。 第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR3也可以为1.9μm。第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR3也可以为2.0μm。第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR3也可以为2.9μm。第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR3也可以为3.0μm。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR4可以为1.5～3.0μm。示例性地，第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR4也可以为1.6～2.9μm。例如，第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR4也可以为1.5μm。第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR4也可以为1.6μm。第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR4也可以为1.9μm。第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基 板10的正投影的最近邻边界之间在列方向上的距离HR4也可以为2.0μm。第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR4也可以为2.9μm。第二颜色子像素spx2中，开口KK2在衬底基板10的正投影的边界与第二颜色子像素spx2中主体部ZT2在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR4也可以为3.0μm。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR5可以为1.5～3.0μm。示例性地，第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR5也可以为1.6～2.9μm。例如，第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR5也可以为1.5μm。第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR5也可以为1.6μm。第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR5也可以为1.9μm。第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR5也可以为2.0μm。第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR5也可以为2.9μm。第三颜色子像素spx3中，开口KK3在 衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在行方向上的距离HR5也可以为3.0μm。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR6可以为1.5～3.0μm。示例性地，第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR6也可以为1.6～2.9μm。例如，第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR6也可以为1.5μm。第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR6也可以为1.6μm。第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR6也可以为1.9μm。第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR6也可以为2.0μm。第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR6也可以为2.9μm。第三颜色子像素spx3中，开口KK3在衬底基板10的正投影的边界与第三颜色子像素spx3中主体部ZT3在衬底基板10的正投影的最近邻边界之间在列方向上的距离HR6也可以为3.0μm。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，同一重复单元中，第一颜色子像素spx1中的阳极YG1和第二颜色子像素spx2中的阳极YG2沿列方向排列。并且，同一重复单元中，第一颜色子像素spx1中的开口KK1和第二颜色子像素spx2中的开口KK2之间在列方向上的距离HK1可以为15～20μm。示例性地，同一重复单元中，第一颜色子像素spx1中的开口KK1和第二颜色子像素spx2中的开口KK2之间在列方向上的距离HK1也可以为16～19μm。例如，同一重复单元中，第一颜色子像素spx1中的开口KK1和第二颜色子像素spx2中的开口KK2之间在列方向上的距离HK1可以为15μm。同一重复单元中，第一颜色子像素spx1中的开口KK1和第二颜色子像素spx2中的开口KK2之间在列方向上的距离HK1也可以为16μm。同一重复单元中，第一颜色子像素spx1中的开口KK1和第二颜色子像素spx2中的开口KK2之间在列方向上的距离HK1也可以为18μm。同一重复单元中，第一颜色子像素spx1中的开口KK1和第二颜色子像素spx2中的开口KK2之间在列方向上的距离HK1也可以为19μm。同一重复单元中，第一颜色子像素spx1中的开口KK1和第二颜色子像素spx2中的开口KK2之间在列方向上的距离HK1也可以为20μm。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，同一重复单元中，第一颜色子像素spx1中的开口KK1和第三颜色子像素spx3中的开口KK3之间在第二方向上的距离HK2可以为15～20μm。示例性地，同一重复单元中，第一颜色子像素spx1中的开口KK1和第三颜色子像素spx3中的开口KK3之间在第二方向上的距离HK2也可以为16～19μm。例如，同一重复单元中，第一颜色子像素spx1中的开口KK1和第三颜色子像素spx3中的开口KK3之间在第二方向上的距离HK2可以为15μm。同一重复单元中，第一颜色子像素spx1中的开口KK1和第三颜色子像素spx3中的开口KK3之间在第二方向上的距离HK2也可以为16μm。同一重复单元中，第一颜色子像素spx1中的开口KK1和第三颜色子像素spx3中的开口KK3之间在第二方向上的距离HK2 也可以为18μm。同一重复单元中，第一颜色子像素spx1中的开口KK1和第三颜色子像素spx3中的开口KK3之间在第二方向上的距离HK2也可以为19μm。同一重复单元中，第一颜色子像素spx1中的开口KK1和第三颜色子像素spx3中的开口KK3之间在第二方向上的距离HK2也可以为20μm。当然，在实际应用中，可以根据实际应用的需求进行设计确定，在此不作限定。
示例性地，如图3、图4e、图4f以及图4g所示，沿列方向排列的第二隔垫物PS-2和第三隔垫物PS-3在行方向的正投影覆盖第一凹陷AX1在行方向的正投影。
示例性地，如图3、图4e、图4f以及图4g所示，第三隔垫物PS-3在列方向的正投影与第二颜色子像素spx2中的过孔部GB2在列方向的正投影具有交叠区域。示例性地，第三隔垫物PS-3在列方向的正投影覆盖第二颜色子像素spx2中的过孔部GB2在列方向的正投影。
示例性地，如图3、图4e、图4f以及图4g所示，第三隔垫物PS-3在列方向的正投影位于第二凹陷AX2在列方向的正投影内。
示例性地，如图3、图4e、图4f以及图4g所示，在行方向上，第三隔垫物PS-3、第一颜色子像素spx1中的过孔部GB1、第二颜色子像素spx2中的过孔部GB2以及第三颜色子像素spx3中的过孔部GB3排列于同一直线上。
需要说明的是，上述各过孔和各通孔的形成可以为圆形，正方形，八边形等，其可以根据实际应用的需求进行设计，在此不作限定。
在一些示例中，如图6所示，也可以使第一颜色子像素spx1为绿色子像素，第二颜色子像素spx2为蓝色子像素。此时，可以使第一方向F1为子像素的行方向，第二方向F2为子像素的列方向。重复单元包括沿第一方向F1依次排列的绿色子像素和蓝色子像素。并且重复单元还可以包括红色子像素；其中，红色子像素和绿色子像素沿第二方向F2排列。其中，蓝色子像素中的阳极在衬底基板10的正投影面向绿色子像素中的阳极在衬底基板10的正投影一侧具有第一凹陷AX1。
在一些示例中，第一颜色子像素spx1为绿色子像素，第二颜色子像素spx2 为蓝色子像素时，如图6所示，同一重复单元中，绿色子像素中的第一过孔GK1在衬底基板10的正投影位于绿色子像素中的阳极和蓝色子像素中的阳极在衬底基板10的正投影之间。
在一些示例中，第一颜色子像素spx1为绿色子像素，第二颜色子像素spx2为蓝色子像素时，如图6所示，同一重复单元中，蓝色子像素中的阳极的第一凹陷AX1在第二方向F2上的正投影与绿色子像素中的第一过孔GK1在第二方向F2上的正投影至少具有交叠区域。
在一些示例中，第一颜色子像素spx1为绿色子像素，第二颜色子像素spx2为蓝色子像素时，如图6所示，同一重复单元中，蓝色子像素中的阳极的第一凹陷AX1在第二方向F2上的正投影覆盖绿色子像素中的第一过孔GK1在第二方向F2上的正投影。
在一些示例中，第一颜色子像素spx1为绿色子像素，第二颜色子像素spx2为蓝色子像素时，如图6所示，蓝色子像素中的主体部具有第一凹陷AX1，且同一重复单元中，第一凹陷AX1在第二方向F2上的正投影覆盖绿色子像素中的过孔部在第二方向F2上的正投影。
在一些示例中，第一颜色子像素spx1为绿色子像素，第二颜色子像素spx2为蓝色子像素时，如图6所示，第一凹陷AX1在衬底基板10的正投影的边缘与绿色子像素中的过孔部在衬底基板10的正投影的边缘大致平行。需要说明的是，在实际工艺中，由于工艺条件的限制或其他因素例如布线或过孔的设置，上述平行关系只要大致满足上述条件即可，均属于本发明的保护范围。
在一些示例中，第一颜色子像素spx1为绿色子像素，第二颜色子像素spx2为蓝色子像素时，如图6所示，第一凹陷AX1在衬底基板10的正投影的边缘与绿色子像素中的过孔部在衬底基板10的正投影的边缘之间的第一距离不小于2.5μm。进一步地，第一距离可以为2.5～20μm。例如，第一距离可以为2.5μm。或者，第一距离也可以为3.5μm。或者，第一距离也可以为20μm，在此不作限定。
需要说明的是，第一颜色子像素spx1为绿色子像素，第二颜色子像素spx2 为蓝色子像素时，重复单元中的红色子像素的设置方式可以参照上述红色子像素的设置方式，在此不作赘述。
示例性地，支撑层可以和像素限定层一体形成。例如，采用同一道掩模工艺中制备开口、第一隔垫物、第二隔垫物以及第三隔垫物。当然，在实际应用中，也可以根据实际应用的需求进行设计确定，在此不作限定。
需要说明的是，本申请中在第一方向(例如列方向)的正投影均指的是在第一方向(例如列方向)所在直线上的线投影。本申请中在第二方向(例如行方向)的正投影均指的是在第二方向(例如行方向)所在直线上的线投影。
基于同一发明构思，本公开实施例还提供了显示装置，包括本公开实施例提供的上述显示面板。该显示装置可以为：手机、平板电脑、电视机、显示器、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。对于该显示装置的其它必不可少的组成部分均为本领域的普通技术人员应该理解具有的，在此不做赘述，也不应作为对本公开的限制。该显示装置的实施可以参见上述显示面板的实施例，重复之处不再赘述。
尽管已描述了本发明的优选实施例，但本领域内的技术人员一旦得知了基本创造性概念，则可对这些实施例作出另外的变更和修改。所以，所附权利要求意欲解释为包括优选实施例以及落入本发明范围的所有变更和修改。
显然，本领域的技术人员可以对本发明实施例进行各种改动和变型而不脱离本发明实施例的精神和范围。这样，倘若本发明实施例的这些修改和变型属于本发明权利要求及其等同技术的范围之内，则本发明也意图包含这些改动和变型在内。

Claims (25)

  1. 一种显示面板，其中，包括：
    衬底基板，包括多个子像素；
    第一电极层，位于所述衬底基板上，所述第一电极层包括位于各所述子像素中的阳极；所述阳极包括相互电连接的主体部和过孔部；
    像素限定层，位于所述第一电极层背离所述衬底基板一侧；所述像素限定层包括位于各所述子像素中的开口，且同一所述子像素中，所述开口在所述衬底基板的正投影位于所述主体部在所述衬底基板的正投影内；
    支撑层，位于所述像素限定层背离所述衬底基板一侧；
    其中，所述支撑层包括多列第一隔垫物和多列第二隔垫物；所述第一隔垫物和所述第二隔垫物位于不同列；一列第一隔垫物对应一列子像素，一列第二隔垫物对应另一列子像素；并且所述第一隔垫物所在列中子像素的数量和所述第二隔垫物所在列中子像素的数量不同；
    所述第一隔垫物对应的子像素中的至少一个子像素的阳极沿第一方向延伸，所述第一隔垫物和所述第二隔垫物分别沿第二方向延伸；
    针对所述第一隔垫物与对应的子像素，在列方向上所述第一隔垫物和子像素沿列方向交替重复排列且一一对应；
    所述第一隔垫物在所述列方向上的正投影与各子像素中的阳极在所述列方向上的正投影无交叠；
    所述第一隔垫物的面积与对应的子像素的开口的面积之间具有第一比值，所述第二隔垫物的面积与在所述列方向上相邻的两个第二隔垫物之间的所有子像素的开口的面积和之间具有第二比值，所述第一比值与所述第二比值不同。
  2. 如权利要求1所述的显示面板，其中，所述第一比值大于所述第二比值。
  3. 如权利要求2所述的显示面板，其中，沿所述列方向相邻的第一隔垫 物的面积比为0.8～1.2。
  4. 如权利要求3所述的显示面板，其中，沿所述列方向相邻的第一隔垫物之间具有第一间隔距离，沿所述列方向相邻的第二隔垫物之间具有第二间隔距离，所述第二间隔距离大于所述第一间隔距离。
  5. 如权利要求4所述的显示面板，其中，所述第一隔垫物在所述列方向的宽度大于所述第二隔垫物在所述列方向上的宽度；
    所述第一隔垫物在行方向的宽度不小于所述第二隔垫物在所述行方向上的宽度。
  6. 如权利要求1-5任一项所述的显示面板，其中，所述第二隔垫物对应的子像素包括第一颜色子像素和第二颜色子像素；其中，沿所述列方向相邻的第二隔垫物之间设置有一个所述第一颜色子像素的阳极和一个所述第二颜色子像素的阳极；
    所述第一隔垫物对应的子像素包括第三颜色子像素；其中，沿所述列方向相邻的第一隔垫物之间设置有一个所述第三颜色子像素的阳极。
  7. 如权利要求1-6任一项所述的显示面板，其中，所述第一隔垫物所在列和所述第二隔垫物所在列沿行方向交替排列；
    所述第一隔垫物和所述第二隔垫物沿所述行方向交替排列于一条直线上。
  8. 如权利要求7所述的显示面板，其中，所述第一隔垫物在行方向上的宽度与对应的子像素中的阳极的主体部在所述行方向上的宽度具有第三比值；
    所述第二隔垫物在行方向上的宽度与在所述列方向上相邻的两个第二隔垫物之间的一个子像素中的阳极的主体部在所述行方向上的宽度具有第四比值；
    所述第三比值大于所述第四比值。
  9. 如权利要求7所述的显示面板，其中，所述支撑层还包括与所述第一隔垫物和所述第二隔垫物间隔设置的多个第三隔垫物；所述第三隔垫物的面积与所述第一隔垫物的面积不同；
    所述第三隔垫物在所述列方向上的正投影与所述第一隔垫物和所述第二 隔垫物在所述列方向上的正投影不交叠。
  10. 如权利要求9所述的显示面板，其中，所述第二隔垫物和所述第三隔垫物交替排列于一列中，且相邻的所述第二隔垫物和所述第三隔垫物设置有一个所述第一颜色子像素或所述第二颜色子像素的阳极的主体部。
  11. 如权利要求9所述的显示面板，其中，所述第三隔垫物的面积与所述第二隔垫物的面积之间具有第五比值，所述第五比值为0.8～1.2。
  12. 如权利要求9-11任一项所述的显示面板，其中，所述第三隔垫物在所述衬底基板的正投影与所述第一颜色子像素中的过孔部在所述衬底基板的正投影至少具有交叠区域。
  13. 如权利要求9-12任一项所述的显示面板，其中，所述第三隔垫物在所述列方向上的宽度与所述第一颜色子像素中的开口在所述列方向上的宽度之间具有第六比值，所述第六比值为0.4～0.8；
    所述第二隔垫物在所述列方向上的宽度与所述第二颜色子像素中的开口在所述列方向上的宽度之间具有第七比值，所述第七比值为0.4～0.8。
  14. 如权利要求13所述的显示面板，其中，在所述列方向上，所述第一隔垫物和相邻的第三颜色子像素的开口之间具有第一间距；
    在所述列方向上，所述第二隔垫物和最近邻的第二颜色子像素的开口之间具有第二间距，且所述第二隔垫物和最近邻的第一颜色子像素的开口之间具有第三间距；
    在所述列方向上，所述第三隔垫物和最近邻的第二颜色子像素的开口之间具有第四间距，且所述第三隔垫物和最近邻的第一颜色子像素的开口之间具有第五间距；
    所述第二间距、所述第三间距、所述第四间距以及所述第五间距均小于所述第一间距。
  15. 如权利要求14所述的显示面板，其中，所述第二间距与所述第三间距之间的比值为0.8～1.2；
    所述第四间距与所述第五间距之间的比值为0.8～1.2。
  16. 如权利要求6-15任一项所述的显示面板，其中，所述第一颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第一颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述行方向上的距离为1.5～3.0μm；和/或，
    所述第一颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第一颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述列方向上的距离为1.5～3.0μm。
  17. 如权利要求6-16任一项所述的显示面板，其中，所述第二颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第二颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述行方向上的距离为1.5～3.0μm；和/或，
    所述第二颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第二颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述列方向上的距离为1.5～3.0μm。
  18. 如权利要求6-17任一项所述的显示面板，其中，所述第三颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第三颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述行方向上的距离为1.5～3.0μm；和/或，
    所述第三颜色子像素中，所述开口在所述衬底基板的正投影的边界与所述第三颜色子像素中所述主体部在所述衬底基板的正投影的最近邻边界之间在所述列方向上的距离为1.5～3.0μm。
  19. 如权利要求13-18任一项所述的显示面板，其中，所述显示面板包括多个重复单元，所述重复单元包括所述第一颜色子像素、所述第二颜色子像素以及所述第三颜色子像素；并且同一所述重复单元中，所述第一颜色子像素中的阳极和所述第二颜色子像素中的阳极沿所述列方向排列；
    同一所述重复单元中，所述第一颜色子像素中的开口和所述第二颜色子像素中的开口之间在所述第一方向上的距离为15～20μm。
  20. 如权利要求19所述的显示面板，其中，同一所述重复单元中，所述第一颜色子像素、所述第二颜色子像素以及所述第三颜色子像素中的阳极之间的连线构成三角形；
    同一所述重复单元中，所述第一颜色子像素中的开口和所述第三颜色子像素中的开口之间在所述第二方向上的距离为15～20μm。
  21. 如权利要求9-20任一项所述的显示面板，其中，所述第二颜色子像素中的阳极的一边在所述衬底基板的正投影面向所述第一颜色子像素中的阳极在所述衬底基板的正投影一侧具有第一凹陷；且所述第一凹陷朝向所述第二颜色子像素的主体部的中心设置；
    沿所述列方向排列的第二隔垫物和第三隔垫物在行方向的正投影覆盖所述第一凹陷在所述行方向的正投影。
  22. 如权利要求21所述的显示面板，其中，所述第三隔垫物在所述列方向的正投影与所述第二颜色子像素中的过孔部在所述列方向的正投影具有交叠区域。
  23. 如权利要求22所述的显示面板，其中，所述第三颜色子像素中的主体部在所述衬底基板的正投影面向所述第二颜色子像素中的过孔部在所述衬底基板的正投影一侧具有第二凹陷；
    所述第三隔垫物在所述列方向的正投影位于所述第二凹陷在所述列方向的正投影内。
  24. 如权利要求9-23任一项所述的显示面板，其中，在行方向上，所述第三隔垫物、所述第一颜色子像素中的过孔部、所述第二颜色子像素中的过孔部以及所述第三颜色子像素中的过孔部排列于同一直线上。
  25. 一种显示装置，其中，包括，如权利要求1-24任一项所述的显示面板。
PCT/CN2020/124166 2020-09-29 2020-10-27 显示面板及显示装置 Ceased WO2022067923A1 (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US17/424,769 US12069911B2 (en) 2020-09-29 2020-10-27 Display panel and display apparatus
CN202080002490.2A CN115769700B (zh) 2020-09-29 2020-10-27 显示面板及显示装置
US18/739,494 US12408516B1 (en) 2020-09-29 2024-06-11 Display panel and display apparatus
US19/261,751 US20250338726A1 (en) 2020-09-29 2025-07-07 Display panel and display apparatus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
PCT/CN2020/119087 WO2022067581A1 (zh) 2020-09-29 2020-09-29 显示面板及显示装置
CNPCT/CN2020/119087 2020-09-29

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US17/424,769 A-371-Of-International US12069911B2 (en) 2020-09-29 2020-10-27 Display panel and display apparatus
US18/739,494 Continuation US12408516B1 (en) 2020-09-29 2024-06-11 Display panel and display apparatus

Publications (1)

Publication Number Publication Date
WO2022067923A1 true WO2022067923A1 (zh) 2022-04-07

Family

ID=80949417

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/CN2020/119087 Ceased WO2022067581A1 (zh) 2020-09-29 2020-09-29 显示面板及显示装置
PCT/CN2020/124166 Ceased WO2022067923A1 (zh) 2020-09-29 2020-10-27 显示面板及显示装置

Family Applications Before (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/119087 Ceased WO2022067581A1 (zh) 2020-09-29 2020-09-29 显示面板及显示装置

Country Status (3)

Country Link
US (6) US12114544B2 (zh)
CN (3) CN114730796B (zh)
WO (2) WO2022067581A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114730796B (zh) * 2020-09-29 2025-05-27 京东方科技集团股份有限公司 显示面板及显示装置
KR102839630B1 (ko) * 2020-12-30 2025-07-28 엘지디스플레이 주식회사 표시 장치
US12672437B2 (en) * 2021-01-28 2026-06-30 Boe Technology Group Co., Ltd. Organic light-emitting display substrate, method for manufacturing the same, and display device
US12469451B2 (en) 2023-01-04 2025-11-11 Yunnan Invensight Optoelectronics Technology Co., Ltd. Array base plate, display panel and display device
WO2024178580A1 (en) * 2023-02-28 2024-09-06 Boe Technology Group Co. Ltd. Array substrate and display apparatus

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107170785A (zh) * 2017-05-26 2017-09-15 京东方科技集团股份有限公司 一种oled显示基板及其制备方法、显示装置
CN108846354A (zh) * 2018-06-11 2018-11-20 武汉天马微电子有限公司 一种显示面板及显示装置
US20180351127A1 (en) * 2012-07-27 2018-12-06 Samsung Display Co., Ltd. Organic light emitting diode display and manufacturing method thereof
CN110046611A (zh) * 2019-04-29 2019-07-23 上海天马微电子有限公司 一种显示面板和显示装置
US20190229179A1 (en) * 2015-08-13 2019-07-25 Samsung Display Co., Ltd. Organic light emitting diode display and manufacturing method thereof
CN110286804A (zh) * 2019-06-29 2019-09-27 上海天马有机发光显示技术有限公司 一种显示面板及显示装置
CN111628105A (zh) * 2020-06-04 2020-09-04 京东方科技集团股份有限公司 显示面板及其制备方法、显示基板及其制备方法和显示装置

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5174450B2 (ja) * 2007-12-18 2013-04-03 パナソニック液晶ディスプレイ株式会社 液晶表示装置
KR101378439B1 (ko) * 2008-08-20 2014-03-28 삼성디스플레이 주식회사 유기 발광 표시 장치 및 그 제조 방법
KR101881852B1 (ko) * 2011-06-09 2018-08-27 삼성디스플레이 주식회사 표시장치
KR102015986B1 (ko) * 2012-01-06 2019-08-30 삼성디스플레이 주식회사 유기발광 표시장치
KR101615332B1 (ko) * 2012-03-06 2016-04-26 삼성디스플레이 주식회사 유기 발광 표시 장치의 화소 배열 구조
KR102021027B1 (ko) 2013-02-28 2019-09-16 삼성디스플레이 주식회사 유기발광표시장치
KR102096051B1 (ko) * 2013-03-27 2020-04-02 삼성디스플레이 주식회사 박막 트랜지스터 어레이 기판 및 이를 포함하는 유기 발광 표시 장치
KR102103499B1 (ko) 2013-10-16 2020-04-23 삼성디스플레이 주식회사 유기 발광 표시 장치
KR102205401B1 (ko) * 2014-01-14 2021-01-21 삼성디스플레이 주식회사 유기발광표시장치
KR102381288B1 (ko) * 2015-03-04 2022-03-31 삼성디스플레이 주식회사 유기 발광 표시 장치
KR102495112B1 (ko) * 2015-03-26 2023-02-03 삼성디스플레이 주식회사 유기 발광 표시 장치 및 그 제조 방법
US11264430B2 (en) * 2016-02-18 2022-03-01 Chengdu Boe Optoelectronics Technology Co., Ltd. Pixel arrangement structure with misaligned repeating units, display substrate, display apparatus and method of fabrication thereof
KR101919554B1 (ko) * 2016-04-28 2018-11-19 삼성디스플레이 주식회사 터치 표시 장치 및 이의 제조 방법
CN106444187A (zh) * 2016-08-22 2017-02-22 京东方科技集团股份有限公司 阵列基板及显示装置
CN106449726B (zh) 2016-12-27 2019-04-26 上海天马有机发光显示技术有限公司 一种oled显示装置及其制作方法
KR102758391B1 (ko) * 2016-12-30 2025-01-24 삼성디스플레이 주식회사 표시 장치
CN107579099B (zh) * 2017-08-28 2020-07-07 上海天马微电子有限公司 一种显示面板、其制备方法及显示装置
CN107910348B (zh) 2017-10-26 2021-03-16 上海天马有机发光显示技术有限公司 一种显示面板和显示装置
CN107871775B (zh) * 2017-10-27 2020-08-21 上海天马有机发光显示技术有限公司 一种显示面板及其显示装置
KR102532307B1 (ko) * 2017-11-02 2023-05-15 삼성디스플레이 주식회사 표시장치
CN109994509B (zh) * 2018-01-02 2025-01-03 京东方科技集团股份有限公司 一种像素排布结构及相关装置
CN109638060B (zh) * 2018-12-21 2020-10-27 武汉华星光电半导体显示技术有限公司 阵列基板及柔性显示面板
CN109698221B (zh) * 2018-12-25 2021-04-30 武汉天马微电子有限公司 一种有机发光显示面板及装置
CN111490068B (zh) 2019-01-29 2022-07-26 京东方科技集团股份有限公司 显示面板及其制造方法、显示装置
CN110707134A (zh) 2019-09-09 2020-01-17 深圳市华星光电半导体显示技术有限公司 阵列基板及显示装置
CN110752243B (zh) 2019-10-31 2023-01-10 武汉天马微电子有限公司 一种显示面板、其制作方法及显示装置
KR102917273B1 (ko) * 2019-11-08 2026-01-26 삼성디스플레이 주식회사 표시 장치 및 표시 장치의 제조 방법
CN110993661A (zh) * 2019-12-02 2020-04-10 京东方科技集团股份有限公司 显示面板及其制作方法、显示装置
CN111463243A (zh) * 2020-04-09 2020-07-28 武汉华星光电半导体显示技术有限公司 阵列基板及其制备方法
CN114730796B (zh) * 2020-09-29 2025-05-27 京东方科技集团股份有限公司 显示面板及显示装置

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180351127A1 (en) * 2012-07-27 2018-12-06 Samsung Display Co., Ltd. Organic light emitting diode display and manufacturing method thereof
US20190229179A1 (en) * 2015-08-13 2019-07-25 Samsung Display Co., Ltd. Organic light emitting diode display and manufacturing method thereof
CN107170785A (zh) * 2017-05-26 2017-09-15 京东方科技集团股份有限公司 一种oled显示基板及其制备方法、显示装置
CN108846354A (zh) * 2018-06-11 2018-11-20 武汉天马微电子有限公司 一种显示面板及显示装置
CN110046611A (zh) * 2019-04-29 2019-07-23 上海天马微电子有限公司 一种显示面板和显示装置
CN110286804A (zh) * 2019-06-29 2019-09-27 上海天马有机发光显示技术有限公司 一种显示面板及显示装置
CN111628105A (zh) * 2020-06-04 2020-09-04 京东方科技集团股份有限公司 显示面板及其制备方法、显示基板及其制备方法和显示装置

Also Published As

Publication number Publication date
CN115769700B (zh) 2025-07-08
CN120813196A (zh) 2025-10-17
US20250344584A1 (en) 2025-11-06
US20250338726A1 (en) 2025-10-30
WO2022067581A1 (zh) 2022-04-07
US12408516B1 (en) 2025-09-02
US20240365619A1 (en) 2024-10-31
US20220320194A1 (en) 2022-10-06
CN115769700A (zh) 2023-03-07
US12114544B2 (en) 2024-10-08
US12069911B2 (en) 2024-08-20
CN114730796B (zh) 2025-05-27
US20220310753A1 (en) 2022-09-29
CN114730796A (zh) 2022-07-08

Similar Documents

Publication Publication Date Title
JP7699060B2 (ja) ディスプレイパネルおよびディスプレイデバイス
JP7474786B2 (ja) ディスプレイパネルおよびディスプレイデバイス
CN112967682B (zh) 一种显示面板及显示装置
CN112309332B (zh) 像素电路及其驱动方法、显示基板和显示面板
CN115769700B (zh) 显示面板及显示装置
JP2022518075A (ja) ディスプレイパネル及びその製造方法、表示装置
JP2024522324A (ja) 表示基板及び表示パネル
US12268062B2 (en) Display panel and display device with light- emitting devices overlapping winding area
CN114450797B (zh) 一种显示基板及其制作方法、显示装置
US20250204186A1 (en) Display panel and display device
WO2022056907A1 (zh) 显示基板及显示装置
EP4109440B1 (en) Display panel and display device
WO2022226846A1 (zh) 显示基板以及显示面板
US20240407220A1 (en) Display substrate, method for manufacturing the same, and display device
WO2022041203A1 (zh) 显示基板及显示装置
WO2022104615A1 (zh) 显示面板、驱动方法及显示装置
WO2022041227A1 (zh) 显示面板及显示装置
US20230200155A1 (en) Display substrate and display device
CN113506539A (zh) 显示模组和显示设备
CN114766064B (zh) 显示面板和显示装置
CN116171655A (zh) 阵列基板及显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20955943

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20955943

Country of ref document: EP

Kind code of ref document: A1

WWG Wipo information: grant in national office

Ref document number: 202080002490.2

Country of ref document: CN