WO2020213113A1 - 電力変換回路 - Google Patents
電力変換回路 Download PDFInfo
- Publication number
- WO2020213113A1 WO2020213113A1 PCT/JP2019/016577 JP2019016577W WO2020213113A1 WO 2020213113 A1 WO2020213113 A1 WO 2020213113A1 JP 2019016577 W JP2019016577 W JP 2019016577W WO 2020213113 A1 WO2020213113 A1 WO 2020213113A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- voltage
- conversion circuit
- power conversion
- load
- power
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0067—Converter structures employing plural converter units, other than for parallel operation of the units on a single load
- H02M1/008—Plural converter units for generating at two or more independent and non-parallel outputs, e.g. systems with plural point of load switching regulators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J1/00—Circuit arrangements for dc mains or dc distribution networks
- H02J1/08—Three-wire systems; Systems having more than three wires
- H02J1/082—Plural DC voltage, e.g. DC supply voltage with at least two different DC voltage levels
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/32—Means for protecting converters other than automatic disconnection
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/36—Means for starting or stopping converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
Definitions
- the present invention relates to a power conversion circuit that supplies power to a semiconductor integrated circuit.
- Electronic devices are equipped with various semiconductor integrated circuits such as analog ICs such as operational amplifiers and comparators, and microcomputers. These semiconductor integrated circuits need to be supplied with a power supply voltage suitable for the circuits. Therefore, the electronic device has a plurality of DC power supply lines corresponding to each circuit.
- Patent Document 1 is known as a method for controlling the power supply of a plurality of power supply circuits.
- FIG. 1 of Patent Document 1 shows an on / off threshold detection of a power supply control calculation circuit, a plurality of DC-DC converters, an LSI to which each output voltage of a plurality of DC-DC converters is applied, and a plurality of DC-DC converters. The circuit configuration to which the circuits are connected is shown.
- FIG. 2 of Patent Document 1 illustrates an operation waveform exemplifying the result of controlling the power-on order by the power supply control calculation circuit in the configuration shown in FIG.
- the power-on timing to the LSI and the rise time of each power supply voltage are stored in advance in the power supply control calculation circuit, and the waveform of the rise-up of each power supply voltage is compared with the stored power-on timing.
- the on / off of a plurality of DC-DC converters is controlled so that the power supply voltage rises in a desired order.
- the maximum and minimum voltage values (absolute maximum rated values) that can be applied to the terminals of each package are specified. If this absolute maximum rated value is exceeded, reliability may be impaired, such as element destruction, and this is a limit value that must not be exceeded even momentarily.
- the absolute maximum rated value defined for the terminals of each package often depends on the applied power supply voltage value, and in these terminals, the power supply voltage of the element is not applied. Then, the absolute maximum rated value is also approximately 0V.
- the microcomputer receives the signal output from the analog IC and controls the electronic device based on the received signal. If the power supply voltage of the analog IC starts earlier than the power supply voltage of the microcomputer when the power of the electronic device is turned on, or if the power supply voltage of the analog IC shuts off later than the power supply voltage of the microcomputer when the power is cut off, the microcomputer Since the power supply voltage has not started, there is a possibility that some signal will be output from the analog IC and the signal will be input to the terminal of the microcomputer even though the absolute maximum rated value of the terminal of the microcomputer is approximately 0V. is there. Therefore, there is a risk of exceeding the absolute maximum rated value of the microcomputer.
- Patent Document 1 discloses a technique for satisfying the specifications of the power-on timing to the LSI and the rise time of each power supply voltage, but the power supply voltage is started between a plurality of loads such as a microcomputer and an analog IC. No consideration has been given to preventing the absolute maximum rated value of the terminals provided in the semiconductor integrated circuit from being exceeded due to the difference in the timing of interruption or interruption.
- An object of the present invention is to provide a power conversion circuit that controls the terminals provided in a semiconductor integrated circuit so as to be below the absolute maximum rated value.
- a preferred example of the present invention includes a power supply, a first load and a second load connected in parallel to the power supply, and the first load and the second load are each with a first voltage.
- a second voltage is input, the output of the second load is input by the first load, and the first voltage and the second voltage are input based on the voltage of the connection point connected in parallel.
- It is a power conversion circuit having a control unit to control, and the control unit is a power conversion circuit that controls so as to delay the second voltage from the first voltage when the power conversion circuit is started.
- FIG. It is a figure which showed the power conversion circuit of Example 1.
- FIG. It is a figure which showed the operation waveform at the time of power-on in the power conversion circuit of Example 1.
- FIG. It is a figure which showed the operation waveform at the time of power-off in the power conversion circuit of Example 1.
- FIG. It is a figure which showed the modification of the power conversion circuit of Example 1.
- FIG. It is a figure which showed the power-source composition of Example 2.
- FIG. 1 is a configuration diagram of a power conversion circuit according to the first embodiment.
- the power conversion circuit of this embodiment includes a voltage source Vin that outputs a first DC voltage V1, two power converters DCDC1 and DCDC2 that input the first voltage V1, and two.
- the voltage detection unit DET1 and the voltage detection unit DET1 that detect the voltage V1 at the connection point where the loads L1 and L2 connected to each of the two power converters DCDC1 and DCDC2 and the loads L1 and L2 are connected in parallel.
- It includes a control unit CTRL1 that controls on / off of the power converter DCDC2 based on a certain voltage.
- the control unit CTRL1 can use a comparator that outputs DCDC2 on / off based on Vdate.
- the two power converters DCDC1 and DCDC2 output voltage V2 and voltage V3 from the input voltage V1, respectively, and output power to the loads L1 and L2 connected to each.
- the voltage detection unit DET1 detects the value of the voltage V1 and outputs the voltage detection signal Vdet to the control unit CTRL1.
- the control unit CTRL1 outputs a control signal VEN that controls the on / off of the power converter DCDC2 to the power converter DCDC2 based on the value of the input voltage detection signal Vdet.
- the load L1 shown in FIG. 1 is a signal receiving side (for example, a microcomputer), and the load L2 is a signal transmitting side (for example, an analog IC). Further, in the power conversion circuit of the first embodiment, when the voltage source Vin is started, the voltage V2 is started before the voltage V3. Then, when the voltage source Vin is cut off, the voltage V2 is lowered after the voltage V3, and the output signal of the load L2 operates so as not to exceed the absolute maximum rated value of the terminal of the load L1.
- FIGS. 2 and 3 show the relationship between the voltage detection signals Vdet of the voltages V1 to V3 and V1, and the on / off control signal VEN of the power converter DCDC2.
- FIG. 2 shows the waveform when the voltage source Vin is turned on
- FIG. 3 shows the waveform when the voltage source Vin is cut off.
- V1r to V3r are voltage command values when the voltages V1 to V3 operate in a steady state, and the period until the voltages V1 to V3 become V1r to V3r, respectively, is the period when the voltage source Vin is turned on.
- the period from V1r to V3r to approximately 0V for each of V3 represents the time when the voltage source Vin is cut off.
- the voltage source Vin is turned on at T1.
- the voltage V1 starts to rise, and as the voltage V1 rises, the voltage detection signal Vdet of the voltage detection unit DET1 also starts to rise.
- the power converter DCDC1 starts operating at T2, and the voltage V2 starts to rise.
- the voltage V2 reaches the command value V2r, it becomes T3.
- the voltage V2 becomes the command value V2r as the power converter DCDC1 is driven, but the voltage V3 is approximately 0V because the power converter DCDC2 has not yet started operation. Therefore, since the power supply voltage is applied to L1 (microcomputer) which is the load of the power converter DCDC1, the absolute maximum rated value of L1 secures a desired value, and further, the load of the power converter DCDC2 is secured. Since no power supply voltage is applied to L2 (analog IC), no signal is output.
- the voltage detection signal Vdet reaches the threshold value Vth1 after a delay time of ⁇ T34, and becomes T4.
- an on signal (VEN: L ⁇ H) is output from the control unit CTRL1 to the power converter DCDC2.
- the power converter DCDC2 starts operating, and the voltage V3, which is the output voltage of the power converter DCDC2, starts to rise.
- the operation when the voltage source Vin is cut off will be described with reference to FIG. First of all, the voltage source Vin is cut off at T1, and the voltage V1 starts to decrease. As the voltage V1 decreases, the voltage detection signal Vdet of the voltage detection unit DET1 also starts to decrease.
- the power converter DCDC1 stops after a delay time of ⁇ T34. With the stop of the power converter DCDC1, the voltage V2, which is the output voltage of the power converter DCDC1, starts to decrease. When the voltage V2 reaches approximately 0V, it shifts to T5. Finally, when the voltage V1 reaches approximately 0V and shifts to T6, the interruption of the power conversion circuit is completed.
- the control unit CTRL1 described in the present embodiment compares the threshold Vth1 with the voltage detection signal Vdet, turns on the power converter DCDC2 when the Vdet exceeds Vth1, and when the voltage detection signal Vdet falls below Vth1.
- the on / off control signal VEN is output to the power converter DCDC2 so as to turn off the power converter DCDC2.
- the power supply configuration of this embodiment is not limited to two power converters that input voltage V1.
- it is connected to each of a voltage source Vin that outputs a first DC voltage V1, a plurality of power converters DCDC1 to DCDCN that input the voltage V1, and a plurality of power converters DCDC1 to DCDCN.
- Loads L1 to LN to be applied, voltage detection unit DET1 for detecting voltage V1, and control unit CTRL1 for controlling on / off of any one or more of a plurality of power converters DCDC1 to DCDCN are provided.
- the configuration may be used.
- the power converter may or may not be one as long as it is configured to cut off the power quickly. Further, it may be a control unit in which the functions of the voltage detection unit DET1 and the control unit CTRL1 are integrated.
- Patent Document 1 only discloses the voltage sequence at the time of power supply rise, in this embodiment, the voltage is controlled by different sequences at the time of starting and the time of disconnection of the power conversion circuit, so that the terminals are absolute. It is possible to ensure that the value falls below the maximum rated value.
- the load L1 in the power conversion circuit according to the first embodiment has the function of the control unit CTRL1.
- FIG. 5 shows the power conversion circuit in the second embodiment.
- the power conversion circuit of this embodiment includes a voltage source Vin that outputs a first DC voltage V1, two power converters DCDC1 and DCDC2 that input the first voltage V1, and 2 Control to control on / off of one of the loads L11 and L21 connected to each of the two power converters DCDC1 and DCDC2, the voltage detection unit DET1 for detecting the voltage V1, and the two power converters DCDC1 and DCDC2.
- the load L11 includes a unit CTRL11 and has a part or all of the functions of the control unit CTRL11.
- the load L11 shown in FIG. 5 is set as the signal receiving side (for example, a microcomputer) and the load L21 is set as the signal transmitting side (for example, an analog IC), and the control described in the first embodiment is performed. Due to the operation of the unit CTRL1, when the voltage source Vin is turned on, the voltage V2 is raised before the voltage V3, and when the voltage source Vin is cut off, the voltage V2 is turned down after the voltage V3. Also in the second embodiment, the operation waveforms when the power is turned on and when the power is turned off are as shown in FIGS. 2 and 3.
- the power converter DCDC2 is started by receiving the output signal from the load L11.
- the load L11 analog IC
- the load L11 rises before the load L21. Therefore, the possibility that the output transmitted from the load L21 exceeds the absolute maximum rated value of the terminal of the load L11 is further reduced as compared with the first embodiment.
- the second embodiment is characterized in that the load L11 has a part or all of the functions of the control unit CTRL11. As a result, the power conversion circuit of the second embodiment operates more safely than the power conversion circuit of the first embodiment.
- the number of power converters that input voltage V1 is not limited to two. This is the same as in the first embodiment, and the description thereof will be omitted.
- the possibility of exceeding the absolute maximum rated value of the load terminal can be further reduced as compared with the first embodiment.
- FIG. 6 shows the voltage detection unit DET11 in this embodiment.
- the voltage detection unit DET11 of this embodiment inputs V1 output by the voltage source Vin, and outputs the voltage detection signal Vdet obtained by dividing the voltage V1 by the resistors R1 and R2 to the control unit CTRL11.
- the voltage detection signal Vdet is the absolute maximum of the terminal of the load L11 by adding the diode D1 between the voltage V2 which is the power supply voltage of the load L11 (microcomputer) and the voltage detection signal Vdet. It is possible to prevent the rated value from being exceeded.
- Example 4 will be described with reference to FIGS. 7 and 8.
- This embodiment has the same configuration as that of Examples 1 to 3, and is the same as the circuits of FIGS. 1 and 5.
- the operation of the control unit is different from that of the other embodiments.
- the voltage detection signal Vdet output by the voltage detection unit DET1 becomes higher than the threshold value (Vth1) when the power conversion circuit is started.
- a control signal for operating the power converter DCDC2 is output (VEN: L ⁇ H).
- the control unit CTRL1 outputs a control signal for stopping the operation of the power converter DCDC2 when the voltage detection signal Vdet output by the voltage detection unit DET1 falls below the threshold value (Vth1) ( VEN: H ⁇ L).
- the time it takes for the voltages V1 to V3 to reach V1r to V3r from 0V when the power conversion circuit is started, and the time it takes for the voltages V1 to V3 to reach 0V from V1r to V3r when the power conversion circuit is cut off are the loads L1. It fluctuates depending on factors such as the operating state of L2, the ambient temperature, and the variation in the characteristics of the element.
- the threshold value at the time of starting and the time of interruption of the power conversion circuit is taken into consideration in consideration of various conditions. It is desirable to set to a different value and change it according to the operating state.
- FIG. 7 and 8 show the relationship between the voltage detection signals Vdet of the voltages V1 to V3 and V1 and the on / off control signal VEN of the power converter DCDC2 in this embodiment.
- FIG. 7 shows the waveform when the voltage source Vin is turned on
- FIG. 8 shows the waveform when the voltage source Vin is cut off.
- V1r to V3r are voltage command values when the voltages V1 to V3 operate in a steady state, and the period until the voltages V1 to V3 become V1r to V3r is when the power is turned on, and the voltages V1 to V3 are V1r, respectively.
- the period from ⁇ V3r to 0V represents the time when the power is cut off.
- the voltage detection signal Vdet output by the voltage detection unit DET1 or DET11 becomes higher than the first threshold value (Vth2) when the power conversion circuit is started.
- a control signal for operating the power converter DCDC2 is output (VEN: L ⁇ H).
- the control unit controls to stop the operation of the power converter DCDC2 when the voltage detection signal Vdet output by the voltage detection unit DET1 or DET11 falls below the second threshold value (Vth3).
- Output a signal (VEN: H ⁇ L).
- the timing of the rise or fall of the voltage V2 and the voltage V3 can be set as a desired sequence regardless of factors such as the operating state of the loads L1 and L2, the ambient temperature, and the variation in the characteristics of the element. it can. Therefore, it is possible to reliably prevent the exceeding of the absolute maximum rated value of the terminal of the microcomputer.
- Example 5 will be described with reference to FIGS. 9 to 11.
- FIG. 9 shows the configuration of the power conversion circuit in this embodiment.
- the power conversion circuit of this embodiment includes a voltage source Vin that outputs a fourth DC voltage V4, a power converter DCDC3 that inputs a voltage V4 and outputs a first voltage V1.
- Voltage detection that detects the loads L1 and L2 and the voltage V4 connected to each of the two parallel power converters DCDC1 and DCDC2 that input the first voltage V1 and the two power converters DCDC1 and DCDC2.
- a unit DET 12 and a control unit CTRL 12 that controls ON / OFF of DCDC 2 are provided.
- the two power converters DCDC1 and DCDC2 output voltage V2 and voltage V3 from the input voltage V1, respectively, and output power to the loads L1 and L2 connected to each.
- the voltage detection signal Vdet range was divided in the range of 0V to V1, but in the power conversion circuit shown in the present embodiment shown in FIG.
- the voltage detection signal Vdet is divided into a voltage range of 0V to V4. Therefore, assuming that the voltage V1 shown in FIG. 1 and the voltage V1 shown in FIG. 9 have the same value, the voltage detection signal Vdet described in this embodiment has a higher upper limit value than the Vdet described in Example 1. It becomes possible.
- FIG. 10 and 11 show the relationship between the voltages V1 to V4, the voltage detection signal Vdet, and the on / off control signal VEN of the power converter DCDC2 in this embodiment.
- FIG. 10 shows the waveform when the voltage source Vin is turned on
- FIG. 11 shows the waveform when the voltage source Vin is cut off.
- V1r to V4r are voltage command values when the voltages V1 to V4 operate in a steady state, and the period until the voltages V1 to V4 become V1r to V4r is when the power is turned on, and the voltages V1 to V4 are V1r, respectively.
- the period from ⁇ V4r to 0V represents the time when the power is cut off.
- the control unit CTRL12 in the present embodiment A control signal for operating the power converter DCDC2 is output (VEN: L ⁇ H). Then, when the power conversion circuit is cut off, the control unit CTRL12 outputs a control signal for stopping the operation of the power converter DCDC2 when the voltage detection signal Vdet output by the voltage detection unit DET12 falls below the threshold value (Vth4) ( VEN: H ⁇ L).
- the control unit CTRL1 in the first embodiment needs to define the threshold value Vth1 according to the voltage detection signal Vdet obtained by dividing the voltage V1 in the range of 0V to V1r.
- the threshold value Vth4 can be defined according to the voltage detection signal Vdet obtained by dividing the voltage V4 in the range of 0V to V4r. That is, the upper limit of the threshold value can be made higher than that of the power conversion circuits described in Examples 1 to 4, and as shown in FIGS. 10 and 11, the voltage V3 is set after the voltage V1 reaches V1r. It will be possible to raise it. Therefore, it is possible to further widen the margin for preventing the absolute maximum rated value of the terminal of the microcomputer, which is the object of this embodiment, from being exceeded.
- the power converter DCDC3 is newly added to the power conversion circuits shown in the first to fourth embodiments.
- the upper limit of the threshold value is made higher than that of Examples 1 to 4, and safer operation can be realized.
- Example 6 will be described with reference to FIGS. 12 and 13.
- FIG. 12 shows the configuration of the power conversion circuit in this embodiment.
- the signal output unit S1 that outputs a signal to the load L2 and the signal output from the signal output unit S1 are the load L2 with respect to the circuit shown in FIG.
- the clamp circuit CL1 for clamping the voltage value so as not to exceed the absolute maximum rated value of the input terminal of is provided.
- the load L2 receives the signal from the signal output unit S1, processes the received signal in the load L2, and outputs the processed signal to the load L1.
- the absolute maximum rated value of the input terminal of the load L2 depends on the power supply voltage V3 of the load L2
- a signal is output from the signal output unit S1 before the power supply voltage V3 of the load L2 is activated. Then, the signal may exceed the absolute maximum rated value of the input terminal of the load L2. Therefore, as shown in FIG. 12, a clamp circuit CL1 is provided so that the output signal from the signal output unit S1 does not exceed the absolute maximum rated value of the input terminal of the load L2.
- FIG. 13 shows an example of the clamp circuit CL1.
- the maximum value of the output signal from the signal output unit S1 is the voltage.
- the total value of the on-voltage of V3 and the diode will not be exceeded. Therefore, even when the signal output unit S1 outputs a signal to the load L2 before the voltage V3 is started, the possibility of exceeding the absolute maximum rated value of the input terminal of the load L2 is reduced as compared with the first embodiment.
- FIGS. 12 and 13 the signal output unit S1 and the clamp circuit CL1 are added to FIG. 1, and the possibility of exceeding the absolute maximum rated value of the input terminal of the load L2 is reduced as compared with the first embodiment.
- the same effect can be obtained for all of Examples 1 to 5 by applying the clamp circuit CL1 to the locations shown in FIGS. 12 and 13 with respect to FIGS. 4 to 6 and 9. it can.
- the clamp circuit that clamps the signal input from the signal output unit S1 to the load L2 to a value that does not exceed the absolute maximum rated value of the load L2 with respect to the power conversion circuits shown in the first to fifth embodiments. It is equipped with CL1. As a result, safer operation can be realized as compared with the power conversion circuits shown in Examples 1 to 5.
- Example 7 will be described with reference to FIGS. 14 and 15.
- FIG. 14 shows the configuration of the power conversion circuit in this embodiment.
- the power conversion circuit of this embodiment includes a voltage source Vin that outputs a first DC voltage V1, two power converters DCDC1 and DCDC2 that input the first voltage V1, and two.
- the load L12 includes a clamp circuit CL1 that clamps the output signal of the load L2 so as not to exceed the absolute maximum rated value of the input terminal of the load L2.
- the load L2 receives the signal from the signal output unit S11, processes the received signal in the load L22, and outputs the processed signal to the load L12.
- the configuration shown in FIG. 14 is different from the configuration shown in FIG. 12, and the load L12 has both a control signal VEN for controlling on / off of the power converter DCDC2 and a signal input from the signal output unit S11 to the load L22. It becomes possible to control.
- the control unit CTRL13 outputs a control signal for starting the operation of the power converter DCDC2 to the power converter DCDC2, and then the signal is signaled for a predetermined period until the voltage V3 is started.
- the output permission signal VS1 is output from the control unit CTRL2 to the signal output unit S11 so as to stop the signal output from the output unit S11 to the load L22, and the signal output from the signal output unit S11 to the load L22 is output after a predetermined time. It will be possible to start.
- the output permission signal VS1 is transmitted from the control unit CTRL2 to the signal output unit S11 so as to stop the signal output from the signal output unit S11 to the load L22 after detecting the interruption of the voltage V3. Is output, and the signal output from the signal output unit S11 to the load L22 can be stopped before the voltage V3 completes the cutoff.
- FIG. 15 shows a modified example of FIG.
- the circuit shown in FIG. 15 includes a voltage detection unit DET2 for detecting the value of the voltage V3 with respect to the circuit shown in FIG. 14, and the control unit CTRL2 receives the signal of the voltage detection unit DET2.
- the control unit CTRL2 can output the output permission signal VS1 to the signal output unit S1 based on the detection value of the voltage detection unit DET2.
- the signal output unit from the control unit CTRL2 stops the signal output from the signal output unit S11 to the load L22 until the voltage V3 reaches a predetermined voltage value.
- Output permission signal VS1 is output to S11, and after the voltage V3 reaches a predetermined voltage value, output permission is permitted from the control unit CTRL2 to the signal output unit S11 so as to start signal output from the signal output unit S11 to the load L22.
- By outputting the signal VS1 it is possible to start the signal output from the signal output unit S11 to the load L22.
- the output permission signal VS1 is transmitted from the control unit CTRL2 to the signal output unit S11 so as to stop the signal output from the signal output unit S11 to the load L22 after detecting the interruption of the voltage V3. Is output, and the signal output from the signal output unit S11 to the load L22 can be stopped before the voltage V3 completes the cutoff.
- the load L12 has a part or all of the functions of the control unit CTRL13, the control unit CTRL2, and the signal output unit S11.
- the possibility that the signal input from the signal output unit S11 to the load L22 exceeds the absolute maximum rated value of the input terminal of the load L22 is lower than that of the power conversion circuits shown in Examples 1 to 6, which is safer. Operation becomes feasible.
- Example 8 will be described with reference to FIG. The common points with the first to seventh embodiments will be omitted.
- FIG. 16 shows an application example of the power conversion circuit described in FIGS. 1 to 15.
- a circuit configuration when applied to a power conversion device that inputs electric power from an AC power source and outputs electric power to an AC load such as a motor will be described.
- FIG. 16 shows a power conversion device composed of a rectifying circuit composed of diodes D1 to D6 and an inverter circuit consisting of switching elements Q1 to Q6 for inputting power from an AC power source, on the high voltage side and the low voltage side of the DC voltage.
- This is a power conversion device in which the power conversion circuit 1 of the present embodiment is connected and incorporated between the terminals of.
- the voltage of the output section of the rectifying circuit becomes a DC voltage Vdc corresponding to the voltage of the AC system, and the voltage V1 shown in FIG. 1 or the voltage shown in FIG. 9 passes through a power conversion circuit 2 such as a flyback converter from the DC voltage Vdc.
- V4 is input to the power conversion circuit 1.
- the analog IC detects the current of the motor, and the microcomputer receiving the signal from the analog IC based on the current of the motor causes the switching elements Q1 to Q6 of the inverter circuit. Control the gate.
- the configuration was described.
- the application destination of the power conversion circuit 1 is not limited to this, and the same can be applied to a DC input or DC output power conversion device.
- the eighth embodiment when applied to a power conversion device, it is possible to prevent the absolute maximum rated value of the terminal of the microcomputer of the power conversion circuit 1 from being exceeded.
- Vin voltage source DCDC1, DCDC2, DCDC3 Power converter L1, L2, L11, L12, L21, L22 Load DET1, DET11, DET12, DET2 Voltage detection unit CTRL1, CTRL11, CTRL12, CTRL13, CTRL2 Control unit S1, S11 Vdet voltage detection signal VEN control signal VS1 output permission signal
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
DCDC1、DCDC2、DCDC3 電力変換器
L1、L2、L11、L12、L21、L22 負荷
DET1、DET11、DET12、DET2 電圧検出部
CTRL1、CTRL11、CTRL12、CTRL13、CTRL2 制御部
S1、S11 信号出力部
Vdet 電圧検出信号
VEN 制御信号
VS1 出力許可信号
Claims (17)
- 電源と、
前記電源に並列に接続した第1の負荷と第2の負荷とを有し、
前記第1の負荷と前記第2の負荷は、それぞれ第1の電圧と第2の電圧を入力し、
前記第2の負荷の出力を前記第1の負荷が入力し、
前記並列に接続した接続点の電圧に基づいて、前記第1の電圧及び前記第2の電圧を制御する制御部を有する電力変換回路であって、
前記制御部は、
電力変換回路の起動時に、前記第1の電圧より前記第2の電圧を遅延させるように制御することを特徴とする電力変換回路。
- 請求項1に記載の電力変換回路において、
前記制御部は、
電力変換回路の遮断時に、前記第1の電圧より前記第2の電圧を早く遮断させるように制御することを特徴とする電力変換回路。
- 請求項1若しくは請求項2に記載の電力変換回路において、
前記制御部は、
電力変換回路の起動時に、
前記第1の電圧が、第1の電圧指令値に到達した後に、前記第2の電圧が、第2の電圧指令値に到達するように制御することを特徴とする電力変換回路。
- 請求項1~3のいずれかに記載の電力変換回路において、
前記第1の電圧を出力する第1の電力変換器と、
前記第2の電圧を出力する第2の電力変換器を有することを特徴とする電力変換回路。
- 請求項4に記載の電力変換回路において、
前記接続点の電圧を検知する第1の電圧検出部を有することを特徴とする電力変換回路。
- 請求項5に記載の電力変換回路において、
前記制御部は、
電力変換回路の起動時に、
前記第1の電圧検出部が出力する検出信号が、第1の閾値を超過した場合に、
前記第2の電力変換器を動作させる信号を出力することを特徴とする電力変換回路。
- 請求項6に記載の電力変換回路において、
前記制御部は、
前記電力変換回路の遮断時に、
前記第1の電圧検出部が出力する検出信号が、第1の閾値を下回った場合に、
前記第2の電力変換器の動作を停止する信号を出力することを特徴とする電力変換回路。
- 請求項6に記載の電力変換回路において、
前記制御部は、
電力変換回路の遮断時に、
前記第1の電圧検出部が出力する検出信号が、第2の閾値を下回った場合に、
前記第2の電力変換器の動作を停止する信号を出力し、
前記第1の閾値と前記第2の閾値とは異なることを特徴とする電力変換回路。
- 請求項1~8のいずれかに記載の電力変換回路において、
前記第1の負荷は、
前記制御部の一部または全てを含むことを特徴とする電力変換回路。
- 電圧源と、
前記電圧源の電圧を入力し第1の電圧を出力する第1の電力変換器と、
前記第1の電圧を入力し第2の電圧を出力する第2の電力変換器と、
前記第1の電圧を入力し第3の電圧を出力する第3の電力変換器と、
前記第2の電力変換器に接続される第1の負荷と、前記第3の電力変換器に接続される第2の負荷と、
前記第1の電圧を検出し検出信号を出力する第1の電圧検出部と、
前記第1の電圧検出部が出力する検出信号を入力し、前記第3の電力変換器に制御信号を出力する制御部を備え、
前記制御部は、
電力変換回路の起動時には、
前記検出信号に基づいて、前記第2の電圧より前記第3の電圧を遅延させるように制御し、
電力変換回路の遮断時には、
前記検出信号に基づいて、前記第2の電圧より前記第3の電圧を早く遮断させるように制御することを特徴とする電力変換回路。
- 請求項1~10のいずれかに記載の電力変換回路において、
前記第2の負荷に信号を出力する信号出力部を有し、
前記信号出力部の出力が、前記第2の負荷の絶対最大定格値を超過しない様に動作するクランプ回路を有することを特徴とする電力変換回路。
- 請求項11に記載の電力変換回路において、
前記クランプ回路はダイオードを含むことを特徴とする電力変換回路。
- 請求項1~10のいずれかに記載の電力変換回路において、
前記第2の負荷に信号を出力する信号出力部を有し、
前記第1の負荷は、
前記信号出力部の一部または全てを含むことを特徴とする電力変換回路。
- 請求項11~13のいずれかに記載の電力変換回路において、
前記第2の電圧を検出する第2の電圧検出部を有し、
前記信号出力部は、前記第2の電圧検出部の出力信号が所定の電圧を下回った場合に、
前記第2の負荷への出力を停止することを特徴とする電力変換回路。
- 請求項5または14に記載の電力変換回路において、
前記第1の電圧検出部及び前記第2の電圧検出部は、
抵抗若しくはダイオードを有することを特徴とする電力変換回路。
- 請求項1~15のいずれかに記載の電力変換回路において、
前記第1の負荷はマイクロコンピュータを含み、
前記第2の負荷はアナログICを含むことを特徴とする電力変換回路。
- 交流電圧源と、前記交流電圧源からの交流電圧を整流する整流回路と、前記整流回路で整流された直流電圧を交流電圧に変換するインバータ回路とを有し、
前記直流電圧の高電圧側と低電圧側の端子間に、請求項1~16のいずれかに記載の電力変換回路を接続したことを特徴とする電力変換装置。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2021514733A JP7230184B2 (ja) | 2019-04-18 | 2019-04-18 | 電力変換回路 |
PCT/JP2019/016577 WO2020213113A1 (ja) | 2019-04-18 | 2019-04-18 | 電力変換回路 |
EP19924716.4A EP3958421A4 (en) | 2019-04-18 | 2019-04-18 | CURRENT TRANSFORMATION CIRCUIT |
CN201980095438.3A CN113711455B (zh) | 2019-04-18 | 2019-04-18 | 电力转换电路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2019/016577 WO2020213113A1 (ja) | 2019-04-18 | 2019-04-18 | 電力変換回路 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020213113A1 true WO2020213113A1 (ja) | 2020-10-22 |
Family
ID=72837212
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2019/016577 WO2020213113A1 (ja) | 2019-04-18 | 2019-04-18 | 電力変換回路 |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP3958421A4 (ja) |
JP (1) | JP7230184B2 (ja) |
CN (1) | CN113711455B (ja) |
WO (1) | WO2020213113A1 (ja) |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51121727A (en) * | 1975-04-17 | 1976-10-25 | Nippon Denso Co Ltd | Chopper controllimg device |
JPS56168816U (ja) * | 1980-05-19 | 1981-12-14 | ||
JPH09265327A (ja) * | 1996-03-28 | 1997-10-07 | Kyocera Corp | 多出力型電源装置 |
JP2007223798A (ja) * | 2006-02-27 | 2007-09-06 | Toshiba Elevator Co Ltd | エレベータ制御装置 |
JP2010110037A (ja) * | 2008-10-28 | 2010-05-13 | Fuji Electric Systems Co Ltd | スイッチング電源制御回路 |
JP2012050216A (ja) * | 2010-08-26 | 2012-03-08 | Mitsumi Electric Co Ltd | 多出力電源装置 |
JP2013229951A (ja) * | 2012-04-24 | 2013-11-07 | Fujitsu Semiconductor Ltd | 電源回路 |
JP2015141585A (ja) | 2014-01-29 | 2015-08-03 | Necプラットフォームズ株式会社 | 電源制御装置、電源制御方法および情報処理装置 |
JP2017046402A (ja) * | 2015-08-25 | 2017-03-02 | 東芝三菱電機産業システム株式会社 | 電力変換装置 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2534910Y2 (ja) * | 1990-12-25 | 1997-05-07 | 株式会社ケンウッド | ディジタル装置の保護回路 |
JP4525790B2 (ja) * | 2007-07-04 | 2010-08-18 | セイコーエプソン株式会社 | 送電装置、電子機器及び波形モニタ回路 |
JP2009071373A (ja) * | 2007-09-10 | 2009-04-02 | Denso Corp | 車載用信号入力回路 |
JP4380772B2 (ja) * | 2007-10-16 | 2009-12-09 | トヨタ自動車株式会社 | 電源装置およびそれを備えた車両、電源装置の制御方法、ならびにその制御方法をコンピュータに実行させるためのプログラムを記録したコンピュータ読取可能な記録媒体 |
JP5228971B2 (ja) * | 2009-02-12 | 2013-07-03 | ブラザー工業株式会社 | 電源回路 |
CN101807105B (zh) * | 2009-02-17 | 2014-12-10 | 国家电网公司 | 时序控制电路 |
CN102201699A (zh) * | 2010-03-23 | 2011-09-28 | 百富(澳门离岸商业服务)有限公司 | 具有提供数字闭环功率控制的数字电源管理器的分布式供电系统 |
JP2013211960A (ja) * | 2012-03-30 | 2013-10-10 | Panasonic Corp | 電源装置 |
-
2019
- 2019-04-18 CN CN201980095438.3A patent/CN113711455B/zh active Active
- 2019-04-18 WO PCT/JP2019/016577 patent/WO2020213113A1/ja active Application Filing
- 2019-04-18 JP JP2021514733A patent/JP7230184B2/ja active Active
- 2019-04-18 EP EP19924716.4A patent/EP3958421A4/en active Pending
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51121727A (en) * | 1975-04-17 | 1976-10-25 | Nippon Denso Co Ltd | Chopper controllimg device |
JPS56168816U (ja) * | 1980-05-19 | 1981-12-14 | ||
JPH09265327A (ja) * | 1996-03-28 | 1997-10-07 | Kyocera Corp | 多出力型電源装置 |
JP2007223798A (ja) * | 2006-02-27 | 2007-09-06 | Toshiba Elevator Co Ltd | エレベータ制御装置 |
JP2010110037A (ja) * | 2008-10-28 | 2010-05-13 | Fuji Electric Systems Co Ltd | スイッチング電源制御回路 |
JP2012050216A (ja) * | 2010-08-26 | 2012-03-08 | Mitsumi Electric Co Ltd | 多出力電源装置 |
JP2013229951A (ja) * | 2012-04-24 | 2013-11-07 | Fujitsu Semiconductor Ltd | 電源回路 |
JP2015141585A (ja) | 2014-01-29 | 2015-08-03 | Necプラットフォームズ株式会社 | 電源制御装置、電源制御方法および情報処理装置 |
JP2017046402A (ja) * | 2015-08-25 | 2017-03-02 | 東芝三菱電機産業システム株式会社 | 電力変換装置 |
Also Published As
Publication number | Publication date |
---|---|
CN113711455B (zh) | 2023-09-19 |
CN113711455A (zh) | 2021-11-26 |
JP7230184B2 (ja) | 2023-02-28 |
JPWO2020213113A1 (ja) | 2020-10-22 |
EP3958421A4 (en) | 2023-01-18 |
EP3958421A1 (en) | 2022-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5147554B2 (ja) | スイッチング電源装置及びそれに用いる半導体装置 | |
US9391525B2 (en) | Power system switch protection using output driver regulation | |
JP4752484B2 (ja) | Dc−dcコンバータ | |
US7336057B2 (en) | DC/DC converter | |
US10992131B2 (en) | Power supply system and power supply apparatus | |
US9564813B2 (en) | Switching power-supply device | |
JP6860118B2 (ja) | 力率改善回路及び半導体装置 | |
WO2016132930A1 (ja) | 電源制御用半導体装置 | |
EP2164160A2 (en) | Voltage reduction detection circuit and switching power supply system | |
JP5229345B2 (ja) | 電源回路 | |
WO2020213113A1 (ja) | 電力変換回路 | |
JP2006217695A (ja) | スイッチング電源装置 | |
JP3542768B2 (ja) | 安定化電源における過電圧保護回路 | |
JP4290662B2 (ja) | スイッチング電源装置 | |
JP6673622B2 (ja) | 電源回路 | |
JP4466346B2 (ja) | 半導体電力変換装置の地絡検出回路 | |
EP3716458A1 (en) | Processing circuit and power supply device | |
JP7413754B2 (ja) | 半導体駆動装置および電力変換装置 | |
WO2015125844A1 (ja) | 電源装置 | |
JP4294567B2 (ja) | 過電圧保護回路を備えたスイッチング電源装置 | |
JPH03198661A (ja) | 電源装置 | |
CN113852320A (zh) | 一种电机控制电路和变频控制器 | |
KR100208716B1 (ko) | 스위칭 모드 파워 서플라이의 출력전압 안정화 장치 | |
JP2022080464A (ja) | 突入電流防止回路 | |
JP2010220304A (ja) | 電源冗長回路と方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 19924716 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2021514733 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2019924716 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2019924716 Country of ref document: EP Effective date: 20211118 |