WO2016107290A1 - 薄膜晶体管及其制作方法、阵列基板及其制作方法 - Google Patents
薄膜晶体管及其制作方法、阵列基板及其制作方法 Download PDFInfo
- Publication number
- WO2016107290A1 WO2016107290A1 PCT/CN2015/094280 CN2015094280W WO2016107290A1 WO 2016107290 A1 WO2016107290 A1 WO 2016107290A1 CN 2015094280 W CN2015094280 W CN 2015094280W WO 2016107290 A1 WO2016107290 A1 WO 2016107290A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- photoresist
- active layer
- ohmic contact
- gate
- Prior art date
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 78
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 51
- 239000000758 substrate Substances 0.000 title claims abstract description 44
- 239000010410 layer Substances 0.000 claims abstract description 362
- 239000011229 interlayer Substances 0.000 claims abstract description 44
- 229920002120 photoresistant polymer Polymers 0.000 claims description 185
- 238000000034 method Methods 0.000 claims description 85
- 230000014759 maintenance of location Effects 0.000 claims description 56
- 230000036961 partial effect Effects 0.000 claims description 56
- 239000002184 metal Substances 0.000 claims description 55
- 238000005468 ion implantation Methods 0.000 claims description 51
- 238000005530 etching Methods 0.000 claims description 27
- 238000000059 patterning Methods 0.000 claims description 25
- 238000004380 ashing Methods 0.000 claims description 12
- 150000002500 ions Chemical class 0.000 claims description 9
- 239000003292 glue Substances 0.000 claims description 7
- 230000000873 masking effect Effects 0.000 claims description 7
- 238000000206 photolithography Methods 0.000 claims description 4
- 230000000717 retained effect Effects 0.000 claims description 4
- 238000009413 insulation Methods 0.000 abstract 4
- 238000010586 diagram Methods 0.000 description 6
- 229910021417 amorphous silicon Inorganic materials 0.000 description 5
- 239000000969 carrier Substances 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 238000002425 crystallisation Methods 0.000 description 3
- 230000008025 crystallization Effects 0.000 description 3
- 238000005224 laser annealing Methods 0.000 description 3
- 239000004973 liquid crystal related substance Substances 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000002207 thermal evaporation Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
- H01L29/78624—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile the source and the drain regions being asymmetrical
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Abstract
Description
Claims (17)
- 一种薄膜晶体管的制作方法,其特征在于,包括以下步骤:S01,在衬底基板上形成有源层;S02,在所述有源层上方形成栅极绝缘层;S03,在所述栅极绝缘层上方形成栅极金属层;S04,形成一层图案化的光刻胶,所述光刻胶完全落在所述有源层所在区域内;S05,对所述栅极金属层进行过刻蚀,以形成栅极,并使得所述光刻胶的两端悬空;S06,对所述有源层进行离子注入,使得所述有源层的未被所述光刻胶和所述栅极遮挡的区域成为欧姆接触区;S07,去除部分栅极和/或其上方的部分光刻胶,以暴露出所述有源层的与所述欧姆接触区相邻的部分;S08,对所述有源层进行离子注入,使得暴露出的所述有源层的与欧姆接触区相邻的部分成为轻掺杂区,而所述有源层的被所述光刻胶和/或所述栅极遮挡的区域成为沟道区;S09,剥离所述光刻胶;S10,在所述栅极上方形成层间绝缘层,并且在所述欧姆接触区的上方,通过构图工艺,在所述层间绝缘层和所述栅极绝缘层中形成过孔;S11,在层间绝缘层上方和所述过孔内形成源漏极金属层,通过构图工艺形成源极和漏极,所述源极和所述漏极分别通过所述过孔与所述欧姆接触区电连接。
- 根据权利要求1所述的薄膜晶体管的制作方法,其特征在于,所述步骤S04进一步包括:将所述光刻胶形成为包括完全保留区和位于所述完全保留区两端的部分保留区,并且步骤S05进一步包括:对所述栅极金属层进行过刻蚀,形成栅极预结构,使得位于所述完全保留区一端的所述部分保留区悬空,位于所述完全保留区另一端的所述部分保留区部分悬空;以及通过灰化工艺,去除所述光刻胶的所述部分保留区,使得部分悬空的所述部分保留区下方覆盖的所述栅极预结构暴露出一部分,并使所述完全保留区减薄。
- 根据权利要求2所述的薄膜晶体管的制作方法,其特征在于,所述欧姆接触区包括源极欧姆接触区和漏极欧姆接触区,且所述步骤S06进一步包括:对所述有源层进行离子注入,使得所述有源层的未被所述光刻胶和/或所述栅极预结构遮挡的区域成为所述源极欧姆接触区和所述漏极欧姆接触区,所述步骤S07进一步包括:刻蚀去除所述栅极预结构的暴露部分,以形成所述栅极,所述栅极上覆盖有所述光刻胶,从而暴露出所述有源层的与所述漏极欧姆接触区相邻的部分,以及所述步骤S08进一步包括:对所述有源层进行离子注入,使得暴露出的所述有源层的与所述漏极欧姆接触区相邻的部分成为所述轻掺杂区,而所述有源层的被所述光刻胶和所述栅极同时遮挡的区域成为沟道区。
- 根据权利要求1所述的薄膜晶体管的制作方法,其特征在于,所述步骤S04进一步包括:将所述光刻胶形成为包括完全保留区和位于所述完全保留区一端的部分保留区,并且步骤S05进一步包括:对所述栅极金属层进行过刻蚀,以形成所述栅极,使得所述部分保留区悬空,所述完全保留区未与所述部分保留区连接的一端悬空;以及通过灰化工艺,去除所述光刻胶的所述部分保留区,并使所述完全保留区减薄。
- 根据权利要求4所述的薄膜晶体管的制作方法,其特征在于,所述欧姆接触区包括源极欧姆接触区和漏极欧姆接触区,且所述步骤S06进一步包括:对所述有源层进行离子注入,使得所述有源层的未被所述光刻胶和/或所述栅极遮挡的区域分别成为所述源极欧姆接触区和所述漏极欧姆接触区,所述步骤S07进一步包括:剥离所述光刻胶,以暴露出所述有源层的与所述漏极欧姆接触区相邻的部分,并且所述步骤S08进一步包括:对所述有源层进行离子注入,使得暴露出的所述有源层的与所述漏极欧姆接触区相邻的部分成为轻掺杂区,而所述有源层的被所述光刻胶遮挡的区域成为沟道区。
- 根据权利要求1所述的薄膜晶体管的制作方法,其特征在于,所述步骤S04进一步包括:将所述光刻胶形成为包括完全保留区和位于所述完全保留区两端的部分保留区,并且所述步骤S05进一步包括:对所述栅极金属层进行过刻蚀,以形成栅极预结构,使得位于所述完全保留区两端的所述部分保留区均部分悬空;通过灰化工艺,去除所述光刻胶的所述部分保留区,使得所述部分保留区下方覆盖的所述栅极预结构从所述完全保留区的两端分别暴露出一部分,并使所述完全保留区减薄。
- 根据权利要求6所述的薄膜晶体管的制作方法,其特征在于,所述欧姆接触区包括源极欧姆接触区和漏极欧姆接触区,且 所述步骤S06进一步包括:对所述有源层进行离子注入,使得所述有源层的未被所述光刻胶和/或所述栅极预结构遮挡的区域分别成为所述源极欧姆接触区和所述漏极欧姆接触区,以及所述步骤S07进一步包括:刻蚀去除所述栅极预结构的暴露部分,以形成所述栅极,并且暴露出所述有源层的与所述源极欧姆接触区和所述漏极欧姆接触区相邻的两个部分,其中所述栅极上覆盖有所述光刻胶,以及所述步骤S08进一步包括:对所述有源层进行离子注入,使得所述有源层的在刻蚀所述栅极预结构后暴露出的两个区域成为所述轻掺杂区,以及所述有源层的被所述光刻胶和所述栅极同时遮挡的区域成为所述沟道区。
- 根据权利要求1所述的薄膜晶体管的制作方法,其特征在于,所述欧姆接触区包括源极欧姆接触区和漏极欧姆接触区,且所述步骤S06进一步包括:对所述有源层进行离子注入,使得所述有源层的未被所述光刻胶和/或所述栅极遮挡的区域成为所述源极欧姆接触区和所述漏极欧姆接触区,所述步骤S07进一步包括:剥离所述光刻胶,以暴露出所述有源层的与所述源极欧姆接触区和所述漏极欧姆接触区相邻的两个部分,以及所述步骤S08进一步包括:对所述有源层进行离子注入,使得所述有源层的在剥离所述光刻胶后暴露的两个区域成为所述轻掺杂区,并且所述有源层的被所述栅极遮挡的区域成为所述沟道区。
- 根据权利要求2至7中任一项所述的薄膜晶体管的制作方法,其特征在于,所述步骤S04进一步包括:在所述栅极金属层上形成一层所述光刻胶,使用灰阶掩膜板遮盖所述光刻胶,经过曝光和显影使所述光刻胶图案化,所述光刻胶完全落在所述有源层所在区域内,所述灰阶掩膜板的完全透光区对应的所述光刻胶被去除,所述灰阶掩膜板的部分透光区对应的所述光刻胶部分残留,形成所述部分保留区,所述灰阶掩膜板的遮光区对应的所述光刻胶完全残留,形成所述完全保留区。
- 一种薄膜晶体管的制作方法,其特征在于,包括以下步骤:S01,在衬底基板上形成有源层;S02,在所述有源层上方形成栅极绝缘层;S03,在所述栅极绝缘层上方形成栅极金属层;S04,形成一层图案化的光刻胶,所述光刻胶完全落在所述有源层所在区域内;S05,对所述栅极金属层进行过刻蚀,以形成栅极,并使得所述光刻胶的两端悬空;S06,对所述光刻胶进行减薄,以使得离子能够从中透过;S07,对所述有源层进行离子注入,使得所述有源层的未被所述光刻胶和/或所述栅极遮挡的区域成为欧姆接触区,所述有源层的仅被所述光刻胶遮挡的区域成为轻掺杂区,而所述有源层的被所述光刻胶和所述栅极同时遮挡的区域成为沟道区;S08,剥离所述光刻胶;S09,在所述栅极上方形成层间绝缘层,并且在所述欧姆接触区的上方,通过构图工艺,在所述层间绝缘层和所述栅极绝缘层中形成过孔;S10,在层间绝缘层上方和所述过孔内形成源漏极金属层,通过构图工艺形成源极和漏极,所述源极和所述漏极分别通过所述过孔与所述欧姆接触区电连接。
- 根据权利要求10所述的薄膜晶体管的制作方法,其特征 在于,所述步骤S04进一步包括:将所述光刻胶形成为包括完全保留区和位于所述完全保留区一端的部分保留区,并且步骤S05进一步包括:对所述栅极金属层进行过刻蚀,以形成所述栅极,使得所述部分保留区悬空,所述完全保留区未与所述部分保留区连接的一端悬空;以及通过灰化工艺,去除所述光刻胶的所述部分保留区,使得仅所述光刻胶的完全保留区未与所述部分保留区连接的一端悬空。
- 根据权利要求11所述的薄膜晶体管的制作方法,其特征在于,所述欧姆接触区包括源极欧姆接触区和漏极欧姆接触区,且所述步骤S07进一步包括:对所述有源层进行离子注入,使得所述有源层的未被所述光刻胶和/或所述栅极遮挡的区域成为所述源极欧姆接触区和所述漏极欧姆接触区,所述有源层的仅被所述光刻胶遮挡的区域成为轻掺杂区,而所述有源层的被所述光刻胶和所述栅极同时遮挡的区域成为沟道区。
- 根据权利要求10所述的薄膜晶体管的制作方法,其特征在于,所述欧姆接触区包括源极欧姆接触区和漏极欧姆接触区,且所述步骤S07进一步包括:对所述有源层进行离子注入,使得所述有源层的未被所述光刻胶和/或所述栅极遮挡的区域成为所述源极欧姆接触区和所述漏极欧姆接触区,所述有源层的仅被所述光刻胶遮挡的两个区域成为轻掺杂区,而所述有源层的被所述光刻胶和所述栅极同时遮挡的区域成为沟道区。
- 根据权利要求11或12所述的薄膜晶体管的制作方法,其特征在于,所述步骤S04进一步包括:在所述栅极金属层上形成一层所述光刻胶,使用灰阶掩膜板遮盖所述光刻胶,经过曝光和显影使所述光刻胶图案化,所述光刻胶完全落在所述有源层所在区域内,所述灰阶掩膜板的完全透光区对应的所述光刻胶被去除,所述灰阶掩膜板的部分透光区对应的所述光刻胶部分残留,形成所述部分保留区,所述灰阶掩膜板的遮光区对应的所述光刻胶完全残留,形成所述完全保留区。
- 一种薄膜晶体管,包括有源层、栅极绝缘层、栅极、层间绝缘层、源极和漏极,所述层间绝缘层和所述栅极绝缘层上设置有对应于所述源极和所述漏极的过孔;所述有源层包括与所述源极连接的源极欧姆接触区、与所述漏极连接的漏极欧姆接触区、位于所述栅极下方的用于作为沟道的沟道区以及位于所述漏极欧姆接触区与所述沟道区之间的轻掺杂区,或者,所述有源层包括与所述源极连接的源极欧姆接触区、与所述漏极连接的漏极欧姆接触区、位于所述栅极下方的用于作为沟道的沟道区以及位于所述漏极欧姆接触区与所述沟道区之间和所述源极欧姆接触区与所述沟道区之间的两个轻掺杂区。
- 一种阵列基板的制作方法,其特征在于,包括如权利要求1-9任一项所述的薄膜晶体管的制作方法。
- 一种阵列基板,其特征在于,包括如权利要求15所述的薄膜晶体管。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/038,174 US9935177B2 (en) | 2014-12-30 | 2015-11-11 | Manufacturing methods of thin film transistor having an ohmic contact region and array substrate including the same |
EP15856162.1A EP3242319B1 (en) | 2014-12-30 | 2015-11-11 | Thin film transistor and manufacturing method therefor, and array substrate and manufacturing method therefor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410841792.5A CN104465405B (zh) | 2014-12-30 | 2014-12-30 | 薄膜晶体管的制作方法及阵列基板的制作方法 |
CN201410841792.5 | 2014-12-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016107290A1 true WO2016107290A1 (zh) | 2016-07-07 |
Family
ID=52911263
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2015/094280 WO2016107290A1 (zh) | 2014-12-30 | 2015-11-11 | 薄膜晶体管及其制作方法、阵列基板及其制作方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US9935177B2 (zh) |
EP (1) | EP3242319B1 (zh) |
CN (1) | CN104465405B (zh) |
WO (1) | WO2016107290A1 (zh) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104465405B (zh) | 2014-12-30 | 2017-09-22 | 京东方科技集团股份有限公司 | 薄膜晶体管的制作方法及阵列基板的制作方法 |
CN105140276A (zh) * | 2015-08-14 | 2015-12-09 | 京东方科技集团股份有限公司 | 薄膜晶体管制作方法及阵列基板制作方法 |
CN105789326B (zh) | 2016-05-13 | 2019-07-12 | 京东方科技集团股份有限公司 | 薄膜晶体管、阵列基板、显示面板以及显示装置及其制造方法 |
JP2020515041A (ja) * | 2016-12-30 | 2020-05-21 | シェンジェン ロイオル テクノロジーズ カンパニー リミテッドShenzhen Royole Technologies Co., Ltd. | 薄膜トランジスタ、表示装置及び薄膜トランジスタの製造方法 |
CN106847702B (zh) * | 2017-03-23 | 2019-11-15 | 信利(惠州)智能显示有限公司 | 一种漏极轻偏移结构的制备方法 |
CN107464836B (zh) * | 2017-07-19 | 2020-04-10 | 深圳市华星光电半导体显示技术有限公司 | 一种顶栅型薄膜晶体管的制作方法及顶栅型薄膜晶体管 |
KR102579829B1 (ko) | 2018-03-22 | 2023-09-18 | 삼성디스플레이 주식회사 | 박막 트랜지스터 표시판 |
CN109524475B (zh) * | 2018-11-19 | 2022-06-14 | 合肥鑫晟光电科技有限公司 | 薄膜晶体管、其制备方法及显示装置 |
CN112635571A (zh) * | 2019-09-24 | 2021-04-09 | 乐金显示有限公司 | 薄膜晶体管及其制造方法及包括该薄膜晶体管的显示设备 |
CN111081722B (zh) * | 2019-12-31 | 2022-08-16 | 广州新视界光电科技有限公司 | 一种阵列基板行驱动电路以及显示装置 |
CN112259562A (zh) * | 2020-10-28 | 2021-01-22 | 武汉华星光电技术有限公司 | 阵列基板、其制作方法及显示面板 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101436544A (zh) * | 2007-11-16 | 2009-05-20 | 中华映管股份有限公司 | 薄膜晶体管的制造方法 |
CN101840865A (zh) * | 2010-05-12 | 2010-09-22 | 深圳丹邦投资集团有限公司 | 一种薄膜晶体管的制造方法及用该方法制造的晶体管 |
CN103165529A (zh) * | 2013-02-20 | 2013-06-19 | 京东方科技集团股份有限公司 | 一种阵列基板的制备方法 |
CN104465405A (zh) * | 2014-12-30 | 2015-03-25 | 京东方科技集团股份有限公司 | 薄膜晶体管的制作方法及阵列基板的制作方法 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5227321A (en) * | 1990-07-05 | 1993-07-13 | Micron Technology, Inc. | Method for forming MOS transistors |
JP5020428B2 (ja) * | 1999-08-30 | 2012-09-05 | 三星電子株式会社 | トップゲート形ポリシリコン薄膜トランジスター製造方法 |
JP2002185008A (ja) * | 2000-12-19 | 2002-06-28 | Hitachi Ltd | 薄膜トランジスタ |
CN100463225C (zh) * | 2001-02-06 | 2009-02-18 | 株式会社日立制作所 | 显示装置及其制造方法 |
KR100543061B1 (ko) * | 2001-06-01 | 2006-01-20 | 엘지.필립스 엘시디 주식회사 | 구동회로부 일체형 액정표시장치용 어레이 기판의 제조방법 |
JP2003282880A (ja) * | 2002-03-22 | 2003-10-03 | Hitachi Displays Ltd | 表示装置 |
US7033902B2 (en) * | 2004-09-23 | 2006-04-25 | Toppoly Optoelectronics Corp. | Method for making thin film transistors with lightly doped regions |
CN100557512C (zh) * | 2004-12-14 | 2009-11-04 | 中华映管股份有限公司 | 薄膜晶体管及其制造方法 |
US7041540B1 (en) * | 2005-02-01 | 2006-05-09 | Chunghwa Picture Tubes, Ltd. | Thin film transistor and method for fabricating the same |
KR101239889B1 (ko) * | 2005-08-13 | 2013-03-06 | 삼성디스플레이 주식회사 | 박막 트랜지스터 기판 및 그 제조 방법 |
JP2007200936A (ja) * | 2006-01-23 | 2007-08-09 | Nec Corp | 薄膜トランジスタ及びその製造方法並びに液晶表示装置 |
CN101236904A (zh) * | 2008-02-29 | 2008-08-06 | 上海广电光电子有限公司 | 具有轻掺杂漏极区的多晶硅薄膜晶体管的制造方法 |
WO2012160800A1 (ja) * | 2011-05-24 | 2012-11-29 | シャープ株式会社 | 半導体装置の製造方法 |
US9685557B2 (en) * | 2012-08-31 | 2017-06-20 | Apple Inc. | Different lightly doped drain length control for self-align light drain doping process |
CN103794566A (zh) * | 2014-01-17 | 2014-05-14 | 深圳市华星光电技术有限公司 | 一种显示面板制作方法 |
-
2014
- 2014-12-30 CN CN201410841792.5A patent/CN104465405B/zh active Active
-
2015
- 2015-11-11 EP EP15856162.1A patent/EP3242319B1/en active Active
- 2015-11-11 US US15/038,174 patent/US9935177B2/en active Active
- 2015-11-11 WO PCT/CN2015/094280 patent/WO2016107290A1/zh active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101436544A (zh) * | 2007-11-16 | 2009-05-20 | 中华映管股份有限公司 | 薄膜晶体管的制造方法 |
CN101840865A (zh) * | 2010-05-12 | 2010-09-22 | 深圳丹邦投资集团有限公司 | 一种薄膜晶体管的制造方法及用该方法制造的晶体管 |
CN103165529A (zh) * | 2013-02-20 | 2013-06-19 | 京东方科技集团股份有限公司 | 一种阵列基板的制备方法 |
CN104465405A (zh) * | 2014-12-30 | 2015-03-25 | 京东方科技集团股份有限公司 | 薄膜晶体管的制作方法及阵列基板的制作方法 |
Non-Patent Citations (1)
Title |
---|
See also references of EP3242319A4 * |
Also Published As
Publication number | Publication date |
---|---|
EP3242319A4 (en) | 2019-03-06 |
US9935177B2 (en) | 2018-04-03 |
CN104465405B (zh) | 2017-09-22 |
EP3242319B1 (en) | 2023-07-19 |
CN104465405A (zh) | 2015-03-25 |
EP3242319A1 (en) | 2017-11-08 |
US20160365430A1 (en) | 2016-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2016107290A1 (zh) | 薄膜晶体管及其制作方法、阵列基板及其制作方法 | |
WO2017215138A1 (zh) | 共平面型双栅电极氧化物薄膜晶体管及其制备方法 | |
WO2014127579A1 (zh) | 薄膜晶体管阵列基板、制造方法及显示装置 | |
WO2015188522A1 (zh) | 薄膜晶体管及其制作方法、显示装置 | |
WO2016070581A1 (zh) | 阵列基板制备方法 | |
WO2017210958A1 (zh) | 半色调掩模板及tft基板的制作方法 | |
WO2016206206A1 (zh) | 薄膜晶体管及其制备方法、阵列基板、显示装置 | |
WO2015149482A1 (zh) | 阵列基板及其制作方法、显示装置 | |
WO2017193637A1 (zh) | 薄膜晶体管、阵列基板的制备方法、阵列基板及显示装置 | |
WO2013181915A1 (zh) | Tft阵列基板及其制造方法和显示装置 | |
TWI518845B (zh) | 薄膜電晶體和主動矩陣有機發光二極體組件及製造方法 | |
US10312272B2 (en) | Thin film transistor, array substrate and manufacturing method thereof, and display panel | |
WO2018077239A1 (zh) | 显示基板及其制造方法、显示装置 | |
TW200427093A (en) | Manufacturing method of CMOS TFT device | |
TWI352235B (en) | Method for manufacturing pixel structure | |
WO2014005348A1 (zh) | 一种阵列基板的制作方法、阵列基板和液晶显示装置 | |
WO2016197399A1 (zh) | Ltps阵列基板及其制造方法 | |
WO2017124818A1 (zh) | 薄膜晶体管及其制作方法、阵列基板和显示装置 | |
WO2015113368A1 (zh) | 薄膜晶体管的制作方法及薄膜晶体管 | |
WO2021088912A1 (zh) | 薄膜晶体管及其制备方法、阵列基板及其制备方法、显示面板 | |
TW200917485A (en) | Method for manufacturing pixel structure | |
US10916641B2 (en) | Thin film transistor, method of manufacturing thin film transistor, and manufacturing system | |
WO2015192504A1 (zh) | 阵列基板及其制备方法、显示面板和显示装置 | |
CN107464836B (zh) | 一种顶栅型薄膜晶体管的制作方法及顶栅型薄膜晶体管 | |
CN111048525A (zh) | 阵列基板的制备方法及阵列基板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
REEP | Request for entry into the european phase |
Ref document number: 2015856162 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2015856162 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15038174 Country of ref document: US |
|
REEP | Request for entry into the european phase |
Ref document number: 2015856162 Country of ref document: EP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15856162 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |