WO2016106819A1 - 显示面板及其驱动电路 - Google Patents
显示面板及其驱动电路 Download PDFInfo
- Publication number
- WO2016106819A1 WO2016106819A1 PCT/CN2015/070501 CN2015070501W WO2016106819A1 WO 2016106819 A1 WO2016106819 A1 WO 2016106819A1 CN 2015070501 W CN2015070501 W CN 2015070501W WO 2016106819 A1 WO2016106819 A1 WO 2016106819A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- selection signal
- turned
- current channel
- switch
- electrically connected
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2003—Display of colours
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2230/00—Details of flat display driving waveforms
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/06—Details of flat display driving waveforms
- G09G2310/067—Special waveforms for scanning, where no circuit details of the gate driver are given
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3266—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
Definitions
- the present invention relates to the field of display technologies, and in particular, to a display panel and a driving circuit thereof.
- a conventional display panel generally includes a driving circuit for controlling a pixel unit in the display panel to display a corresponding image.
- the driving circuit generates a scan signal, a data signal and a selection signal, the scan signal is sent to the pixel unit through a scan line, the data signal is sent to the pixel unit through a data line, and the selection signal is used for selection
- the output of the data signal to the pixel unit is controlled.
- the display panel requires a larger number of wires to support the higher resolution requirements of the display panel, that is, the display panel with higher resolution requires more wiring.
- the wiring space of the display panel is limited, and the number of wirings in the display panel cannot be increased without limitation, and therefore, the improvement of the resolution of the display panel is also correspondingly limited.
- a driving circuit for controlling a pixel array display image in a corresponding display panel comprising: a data signal providing module for generating a data signal, wherein the data signal is used for providing a pixel array; a first selection signal generating module for providing a first selection signal; a second selection signal generating module for providing a second selection signal; and a selection module
- the selection module includes: at least two selection switch combinations, the selection switch combination being electrically connected to the first selection signal generation module, the second selection signal generation module, the data signal providing module, and the pixel array, The selection switch is configured to receive the first selection signal, the second selection signal, and the data signal, and to output the data signal to the first selection signal and the second selection signal to The pixel array;
- the selection switch combination includes: a first switch, the first switch is electrically connected to the first selection signal generating module and the data signal providing module; a second switch, the first The second switch is electrically connected to the second selection signal generating module and the data signal providing module; a third switch, the third switch and
- the first switch includes: a first control end, the first control end is electrically connected to the first selection signal generating module; a first input end, the first input end Electrically connecting with the data signal providing module; and a first output end, the first output end is electrically connected to the fifth switch; wherein the first control end is configured to receive the first selection a signal, and configured to control opening and closing of the first current channel between the first input end and the first output end according to the first selection signal; the second switch includes: a second control end, The second control end is electrically connected to the second selection signal generating module; a second input end, the second input end is electrically connected to the data signal providing module; and a second output end is The second output end is electrically connected to the sixth switch; wherein the second control end is configured to receive the second selection signal, and is configured to control the second input end according to the second selection signal Between the second output
- the third switch includes: a third control end, the third control end is electrically connected to the first selection signal generating module; a third input
- the first current channel is used to be turned on when the third current channel is turned on, and is turned off when the third current channel is turned off, and is used to be turned on in the sixth current channel Turning off, and for turning on when the sixth current channel is off;
- the second current channel is for turning on when the fourth current channel is turned on, and for turning off when the fourth current channel is turned off, And for turning off when the fifth current channel is turned on, and for turning on when the fifth current channel is turned off;
- the third current channel is for turning on when the first current channel is turned on, and for Turning off when the first current channel is closed, and for turning off when the sixth current channel is turned on, and for turning on when the sixth current channel is turned off;
- the fourth current channel is used for The second current channel is turned on when turned on, and is turned off when the second current channel is turned off, and is turned off when the fifth current channel is turned on, and is used to be turned off when the fifth current channel is turned on.
- the first a five current channel for turning off when the second current channel is turned on, and for turning on when the second current channel is turned off, and for turning off when the fourth current channel is turned on, and for Opening when the fourth current channel is closed;
- the sixth current channel is for closing when the first current channel is turned on, and for turning on when the first current channel is off, and for the third current The channel is turned off when turned on, and is turned on when the third current channel is turned off.
- the duration of the high level of the first selection signal is the same as the duration of the high level of the second selection signal, and the duration of the low level of the first selection signal
- the duration of the low level of the second selection signal is the same; the duration of the high level of the first selection signal and the high level duration of the second selection signal are both 2K clock unit periods, The duration of the low level of the first selection signal and the low level duration of the second selection signal are both K clock unit periods, wherein the K is a positive integer; the high of the second selection signal
- the start time of the flat rising edge is different from the start time of the rising edge of the high level of the first selection signal by K clock unit periods.
- a driving circuit for controlling a pixel array display image in a corresponding display panel comprising: a data signal providing module for generating a data signal, wherein the data signal is used for providing a pixel array; a first selection signal generating module for providing a first selection signal; a second selection signal generating module for providing a second selection signal; and a selection module, the selection module comprising: at least two options a switch combination, the selection switch combination being electrically connected to the first selection signal generation module, the second selection signal generation module, the data signal providing module, and the pixel array, wherein the selection switch is combined for receiving The first selection signal, the second selection signal, and the data signal are used to output the data signal to the pixel array according to the first selection signal and the second selection signal.
- the selection switch combination includes: a first switch electrically connected to the first selection signal generating module and the data signal providing module; and a second switch The second switch is electrically connected to the second selection signal generating module and the data signal providing module; a third switch, the third switch is electrically connected to the first selection signal generating module and the data signal providing module a fourth switch, the fourth switch is electrically connected to the second selection signal generating module, the third switch, and the third pixel column in the pixel array; a fifth switch, a fifth switch and the second selection signal generating module, the first switch, and the first image in the pixel array
- the first column is electrically connected; the sixth switch is electrically connected to the first selection signal generating module, the second switch, and the second pixel column in the pixel array.
- the first switch includes: a first control end, the first control end is electrically connected to the first selection signal generating module; a first input end, the first input end Electrically connecting with the data signal providing module; and a first output end, the first output end is electrically connected to the fifth switch; wherein the first control end is configured to receive the first selection a signal, and configured to control opening and closing of the first current channel between the first input end and the first output end according to the first selection signal; the second switch includes: a second control end, The second control end is electrically connected to the second selection signal generating module; a second input end, the second input end is electrically connected to the data signal providing module; and a second output end is The second output end is electrically connected to the sixth switch; wherein the second control end is configured to receive the second selection signal, and is configured to control the second input end according to the second selection signal Between the second output
- the third switch includes: a third control end, the third control end is electrically connected to the first selection signal generating module; a third input
- the first control terminal is electrically connected to the first selection signal generating module through a first signal line; the second control terminal passes through the second signal line and the second selection signal generating module Electrically connecting; the third control end is electrically connected to the first selection signal generating module through the first signal line; the fourth control end passes the second signal line and the second selection signal Generating a module electrical connection; the fifth control end is electrically connected to the second selection signal generating module by using the second signal line; and the sixth control end passes the first signal line and the first Select the signal generation module to electrically connect.
- the first current channel is used to be turned on when the third current channel is turned on, and is turned off when the third current channel is turned off, and is used to be turned on in the sixth current channel Turning off, and for turning on when the sixth current channel is off;
- the second current channel is for turning on when the fourth current channel is turned on, and for turning off when the fourth current channel is turned off, And for turning off when the fifth current channel is turned on, and for turning on when the fifth current channel is turned off;
- the third current channel is for turning on when the first current channel is turned on, and for Turning off when the first current channel is closed, and for turning off when the sixth current channel is turned on, and for turning on when the sixth current channel is turned off;
- the fourth current channel is used for The second current channel is turned on when turned on, and is turned off when the second current channel is turned off, and is turned off when the fifth current channel is turned on, and is used to be turned off when the fifth current channel is turned on.
- the fifth current channel is for turning off when the second current channel is turned on, and for turning on when the second current channel is turned off, and for turning off when the fourth current channel is turned on, and For opening when the fourth current channel is closed;
- the sixth current channel is for closing when the first current channel is open, and for turning on when the first current channel is closed, and for The third current channel is turned off when turned on, and is turned on when the third current channel is turned off.
- the first switch, the second switch, the third switch, and the fourth switch are each an N-channel MOS transistor, the fifth switch and the sixth The switches are all P a channel MOS transistor; or the first switch, the second switch, the third switch, and the fourth switch are both P-channel MOS transistors, the fifth switch and the The sixth switch is an N-channel MOS transistor.
- the duration of the high level of the first selection signal is the same as the duration of the high level of the second selection signal, and the duration of the low level of the first selection signal
- the duration of the low level of the second selection signal is the same; the duration of the high level of the first selection signal and the high level duration of the second selection signal are both 2K clock unit periods, The duration of the low level of the first selection signal and the low level duration of the second selection signal are both K clock unit periods, wherein the K is a positive integer; the high of the second selection signal
- the start time of the flat rising edge is different from the start time of the rising edge of the high level of the first selection signal by K clock unit periods.
- the duration of the high level of the scan signal is 3K clock unit periods, and the duration of the low level of the scan signal is also 3K clock unit periods.
- a display panel comprising: a pixel array; and a driving circuit, the driving circuit is configured to control the pixel array to display an image
- the driving circuit comprises: a data signal providing module, configured to generate data a signal, the data signal is provided to the pixel array; a first selection signal generating module for providing a first selection signal; a second selection signal generating module for providing a second selection signal; and a selection a module, the selection module comprising: at least two selection switch combinations, the selection switch combination and the first selection signal generation module, the second selection signal generation module, the data signal providing module, and the pixel array a selective connection, the selection switch combination for receiving the first selection signal, the second selection signal, and the data signal, and for using the data according to the first selection signal and the second selection signal A signal is output to the array of pixels.
- the selection switch combination includes: a first switch electrically connected to the first selection signal generating module and the data signal providing module; and a second switch The second switch is electrically connected to the second selection signal generating module and the data signal providing module; a third switch, the third switch is electrically connected to the first selection signal generating module and the data signal providing module a fourth switch, the fourth switch is electrically connected to the second selection signal generating module, the third switch, and the third pixel column in the pixel array; a fifth switch, a fifth switch and the second selection signal generating module, the first switch, and the first image in the pixel array
- the first column is electrically connected; the sixth switch is electrically connected to the first selection signal generating module, the second switch, and the second pixel column in the pixel array.
- the first switch includes: a first control end, the first control end is electrically connected to the first selection signal generating module; a first input end, the first input end Electrically connecting with the data signal providing module; and a first output end, the first output end is electrically connected to the fifth switch; wherein the first control end is configured to receive the first selection a signal, and configured to control opening and closing of the first current channel between the first input end and the first output end according to the first selection signal; the second switch includes: a second control end, The second control end is electrically connected to the second selection signal generating module; a second input end, the second input end is electrically connected to the data signal providing module; and a second output end is The second output end is electrically connected to the sixth switch; wherein the second control end is configured to receive the second selection signal, and is configured to control the second input end according to the second selection signal Between the second output
- the third switch includes: a third control end, the third control end is electrically connected to the first selection signal generating module; a third input
- the first control terminal is electrically connected to the first selection signal generating module through a first signal line; and the second control terminal passes through the second signal line and the second selection signal generating module Electrically connecting; the third control end is electrically connected to the first selection signal generating module through the first signal line; the fourth control end passes the second signal line and the second selection signal Generating a module electrical connection; the fifth control end is electrically connected to the second selection signal generating module by using the second signal line; and the sixth control end passes the first signal line and the first Select the signal generation module to electrically connect.
- the first current channel is used to be turned on when the third current channel is turned on, and is turned off when the third current channel is turned off, and is used to be turned on in the sixth current channel Turning off, and for turning on when the sixth current channel is off;
- the second current channel is for turning on when the fourth current channel is turned on, and for turning off when the fourth current channel is turned off, And for turning off when the fifth current channel is turned on, and for turning on when the fifth current channel is turned off;
- the third current channel is for turning on when the first current channel is turned on, and for Turning off when the first current channel is closed, and for turning off when the sixth current channel is turned on, and for turning on when the sixth current channel is turned off;
- the fourth current channel is used for The second current channel is turned on when turned on, and is turned off when the second current channel is turned off, and is turned off when the fifth current channel is turned on, and is used to be turned off when the fifth current channel is turned on.
- the fifth current channel is for turning off when the second current channel is turned on, and for turning on when the second current channel is turned off, and for turning off when the fourth current channel is turned on, and For opening when the fourth current channel is closed;
- the sixth current channel is for closing when the first current channel is open, and for turning on when the first current channel is closed, and for The third current channel is turned off when turned on, and is turned on when the third current channel is turned off.
- the first switch, the second switch, the third switch, and the fourth switch are both N-channel MOS transistors, the fifth switch and the sixth The switches are all P a channel MOS transistor; or the first switch, the second switch, the third switch, and the fourth switch are both P-channel MOS transistors, the fifth switch and the The sixth switch is an N-channel MOS transistor.
- the duration of the high level of the first selection signal is the same as the duration of the high level of the second selection signal, and the duration of the low level of the first selection signal
- the duration of the low level of the second selection signal is the same; the duration of the high level of the first selection signal and the high level duration of the second selection signal are both 2K clock unit periods, The duration of the low level of the first selection signal and the low level duration of the second selection signal are both K clock unit periods, wherein the K is a positive integer; the high of the second selection signal
- the start time of the flat rising edge is different from the start time of the rising edge of the high level of the first selection signal by K clock unit periods.
- the duration of the high level of the scan signal is 3K clock unit periods, and the duration of the low level of the scan signal is also 3K clock unit periods.
- the present invention is advantageous in reducing the number of wirings of the display panel with respect to the prior art.
- Figure 1 is a block diagram of a display panel of the present invention
- FIG. 2 is a circuit diagram of a first embodiment of the display panel shown in FIG. 1;
- FIG. 3 is a waveform diagram of a driving signal of the display panel shown in FIG. 2.
- Figure 1 is a block diagram of a display panel of the present invention.
- the display panel of the present invention may be a TFT-LCD (Thin Film Transistor Liquid Crystal Display) , thin film transistor liquid crystal display panel), OLED (Organic Light Emitting Diode), and the like.
- TFT-LCD Thin Film Transistor Liquid Crystal Display
- OLED Organic Light Emitting Diode
- the display panel of the present invention includes a pixel array 10 and a drive circuit 20.
- the driving circuit 20 is electrically connected to the pixel array 10 in the display panel, the driving circuit 20 is configured to control the pixel array 10 to display an image, and the driving circuit 20 includes a data signal providing module 201, A selection signal generation module 202, a second selection signal generation module 203, and a selection module 204.
- the data signal providing module 201 is configured to generate a data signal for providing to the pixel array 10.
- the first selection signal generating module 202 is configured to provide a first selection signal MUX1.
- the second selection signal generating module 203 is configured to provide a second selection signal MUX2.
- the selection module 204 includes at least two selection switch combinations, the selection switch combination and the first selection signal generation module 202, the second selection signal generation module 203, the data signal providing module 201, and the pixel array 10 electrically connected, the selection switch is configured to receive the first selection signal MUX1, the second selection signal MUX2 and the data signal, and to be used according to the first selection signal MUX1 and the second selection Signal MUX2 outputs the data signal to the pixel array 10.
- the driving circuit 20 further includes a scan signal providing module, the scan signal providing module is electrically connected to the pixel array 10, the scan signal providing module is configured to generate a scan signal (gate signal), and is used to A scan signal is sent to the pixel array 10.
- a scan signal providing module is electrically connected to the pixel array 10
- the scan signal providing module is configured to generate a scan signal (gate signal), and is used to A scan signal is sent to the pixel array 10.
- FIG. 2 is a circuit diagram of a first embodiment of the display panel shown in FIG. 1.
- the pixel array 10 includes at least one first pixel row 101 and at least one second pixel row 102, and the first pixel row 101 and the second pixel row 102 are arrayed along the first direction 30.
- (1D array) in the form of an array.
- the first pixel row 101 includes at least one first pixel R1, at least one second pixel G1, and at least one third pixel B1, and the first pixel R1, the second pixel G1, and the third pixel B1 along
- the second direction 40 is arranged in an array (one-dimensional array).
- the second pixel row 102 includes at least a fourth pixel R2, at least a fifth pixel G2, and at least a sixth pixel B2, the fourth pixel R2, the fifth pixel G2, and the sixth pixel B2 along The second directions 40 are arranged in an array (one-dimensional array).
- the pixel array 10 further includes at least a first pixel column 103, at least a second pixel column 104, and at least a third pixel column 105, wherein the first pixel column 103 includes the first pixel R1 and the a fourth pixel R2, the second pixel column 104 includes the second pixel G1 and the fifth pixel G2, The third pixel column 105 includes the third pixel B1 and the sixth pixel B2.
- the first direction 30 is perpendicular to the second direction 40.
- the selection switch combination includes a first switch 2041, a second switch 2042, a third switch 2043, a fourth switch 2044, a fifth switch 2045, and a sixth switch 2046.
- the first switch 2041 is electrically connected to the first selection signal generating module 202, the data signal providing module 201, and the fifth switch 2045.
- the second switch 2042 is electrically connected to the second selection signal generating module 203, the data signal providing module 201, and the sixth switch 2046.
- the third switch 2043 is electrically connected to the first selection signal generating module 202, the data signal providing module 201, and the fourth switch 2044.
- the fourth switch 2044 is electrically connected to the second selection signal generating module 203, the third switch 2043, and the third pixel column 105 of the pixel array 10.
- the fifth switch 2045 is electrically connected to the second selection signal generating module 203, the first switch 2041, and the first pixel column 103 of the pixel array 10.
- the sixth switch 2046 is electrically connected to the first selection signal generating module 202, the second switch 2042, and the second pixel column 104 of the pixel array 10.
- the first switch 2041, the second switch 2042, the third switch 2043, the fourth switch 2044, the fifth switch 2045, and the sixth switch 2046 may each be a triode.
- the first switch 2041 includes a first control terminal 20411, a first input terminal 20412, and a first output terminal 20413.
- the first control terminal 20411 is electrically connected to the first selection signal generating module 202. Specifically, the first control terminal 20411 is electrically connected to the first selection signal generating module 202 through the first signal line 2021. .
- the first input end 20412 is electrically connected to the data signal providing module 201.
- the first output end 20413 is electrically connected to the fifth switch 2045.
- the first control terminal 20411 is configured to receive the first selection signal MUX1, and is configured to control, between the first input end 20412 and the first output end 20413, according to the first selection signal MUX1.
- a current channel is turned on and off.
- the second switch 2042 includes a second control end 20421, a second input end 20422, and a second output end 20423.
- the second control terminal 20421 is electrically connected to the second selection signal generating module 203. Specifically, the second control terminal 20421 is electrically connected to the second selection signal generating module 203 through the second signal line 2031. .
- the second input end 20422 is electrically connected to the data signal providing module 201.
- the second output end 20423 is electrically connected to the sixth switch 2046.
- the second control end 20421 is configured to receive the second selection signal MUX2, and is configured to control the according to the second selection signal MUX2. The opening and closing of the second current path between the second input terminal 20422 and the second output terminal 20423.
- the third switch 2043 includes a third control terminal 20431, a third input terminal 20432, and a third output terminal 20433.
- the third control terminal 20431 is electrically connected to the first selection signal generating module 202. Specifically, the third control terminal 20431 is electrically connected to the first selection signal generating module 202 by the first signal line 2021. Sexual connection.
- the third input terminal 20432 is electrically connected to the data signal providing module 201.
- the third output end 20433 is electrically connected to the fourth switch 2044.
- the third control terminal 20431 is configured to receive the first selection signal MUX1, and is configured to control a third between the third input terminal 20432 and the third output terminal 20433 according to the first selection signal MUX1. Three current channels are turned on and off.
- the fourth switch 2044 includes a fourth control terminal 20441, a fourth input terminal 20442, and a fourth output terminal 20443.
- the fourth control terminal 20441 is electrically connected to the second selection signal generating module 203. Specifically, the fourth control terminal 20441 is electrically connected to the second selection signal generating module 203 by the second signal line 2031. Sexual connection.
- the fourth input end 20442 is electrically connected to the third output end 20433.
- the fourth output end 20443 is electrically connected to the third pixel column 105.
- the fourth control terminal 20441 is configured to receive the second selection signal MUX2, and is configured to control a second between the fourth input terminal 20442 and the fourth output terminal 20443 according to the second selection signal MUX2.
- Four current channels are turned on and off.
- the fifth switch 2045 includes a fifth control terminal 20451, a fifth input terminal 20452, and a fifth output terminal 20453.
- the fifth control terminal 20451 is electrically connected to the second selection signal generating module 203. Specifically, the fifth control terminal 20451 is electrically connected to the second selection signal generating module 203 by the second signal line 2031. Sexual connection.
- the fifth input end 20452 is electrically connected to the first output end 20413.
- the fifth output end 20453 is electrically connected to the first pixel column 103.
- the fifth control terminal 20451 is configured to receive the second selection signal MUX2, and is configured to control a second between the fifth input terminal 20452 and the fifth output terminal 20453 according to the second selection signal MUX2. Five current channels are turned on and off.
- the sixth switch 2046 includes a sixth control terminal 20461, a sixth input terminal 20462, and a sixth output terminal 20463.
- the sixth control terminal 20461 is electrically connected to the first selection signal generating module 202. Specifically, the sixth control terminal 20461 is electrically connected to the first selection signal generating module 202 by the first signal line 2021. Sexual connection.
- the sixth input end 20462 is electrically connected to the second output end 20423.
- the sixth output end 20463 is electrically connected to the second pixel column 104. Wherein the sixth control end 20461 is used
- the first selection signal MUX1 is received and used to control the opening and closing of the sixth current channel between the sixth input terminal 20462 and the sixth output terminal 20463 according to the first selection signal MUX1.
- the first switch 2041, the second switch 2042, the third switch 2043, and the fourth switch 2044 are both NMOS (Negative channel Metal Oxide Semiconductor).
- the transistor, the fifth switch 2045 and the sixth switch 2046 are both PMOS (Positive Channel Metal Oxide Semiconductor) transistors.
- the first current channel is for turning on when the third current channel is turned on, and for turning off when the third current channel is turned off, and for turning off when the sixth current channel is turned on, and for Turning on when the sixth current channel is turned off.
- the second current channel is for turning on when the fourth current channel is turned on, and for turning off when the fourth current channel is turned off, and for turning off when the fifth current channel is turned on, and for Turning on when the fifth current channel is turned off.
- the third current channel is for being turned on when the first current channel is turned on, and for being turned off when the first current channel is turned off, and for being turned off when the sixth current channel is turned on, and for Turning on when the sixth current channel is turned off.
- the fourth current channel is for being turned on when the second current channel is turned on, and for being turned off when the second current channel is turned off, and for being turned off when the fifth current channel is turned on, and for Turning on when the fifth current channel is turned off.
- the fifth current channel is for closing when the second current channel is turned on, and for turning on when the second current channel is turned off, and for turning off when the fourth current channel is turned on, and for Turning on when the fourth current channel is turned off.
- the sixth current channel is configured to be turned off when the first current channel is turned on, and to be turned on when the first current channel is turned off, and to be turned off when the third current channel is turned on, and for Turning on when the third current channel is turned off.
- the duration of the high level of the first selection signal MUX1 is the same as the duration of the high level of the second selection signal MUX2, and the low level of the first selection signal MUX1 continues.
- the time is the same as the duration of the low level of the second selection signal MUX2.
- the duration of the high level of the first selection signal MUX1 and the high level duration of the second selection signal MUX2 are both 2K clock unit periods, and the duration of the low level of the first selection signal MUX1 And the low level duration of the second selection signal MUX2 is K clock unit periods, the scan signal (including the first scan signal Gate1 corresponding to the first pixel row 101, the second pixel row The duration of the high level of the second scan signal Gate2) corresponding to 102 is 3K clock unit periods, and the duration of the low level of the scan signal is also 3K clock unit periods.
- the start time of the rising edge of the high level of the second selection signal MUX2 is different from the start time of the rising edge of the high level of the first selection signal MUX1 by K clock unit periods.
- a start time of a rising edge of a high level of the scan signal of the pixel array 10 is located for a duration of a high level of the first selection signal MUX1 or a duration of a high level of the second selection signal MUX2 .
- FIG. 3 is a waveform diagram of a driving signal of the display panel shown in FIG. 2.
- the first scan signal Gate1 corresponding to the first pixel row 101 and the second scan signal Gate2 corresponding to the second pixel row 102 turn on the switch of the pixel in the pixel array 10 at a high level.
- the switch that turns off the pixel at a low level is taken as an example. vice versa.
- the first scan signal Gate1 generated by the scan signal providing module is at a high level, and the second scan signal Gate2 is at a low level.
- the switches of the first pixel R1, the second pixel G1, and the third pixel B1 are all turned on, and the switches of the fourth pixel R2, the fifth pixel G2, and the sixth pixel B2 are turned on. Both are closed.
- the first selection signal MUX1 is at a high level
- the second selection signal MUX2 is at a low level.
- the first current channel of the first switch 2041 is turned on
- the second current channel of the second switch 2042 is turned off
- the third current channel of the third switch 2043 is turned on.
- the fourth current path of the fourth switch 2044 is turned off
- the fifth current path of the fifth switch 2045 is turned on
- the sixth current channel of the sixth switch 2046 is turned off.
- the data signal is input to the first pixel R1 of the first pixel column 103 through the first current channel and the fifth current channel to charge the first pixel R1.
- the first scan signal Gate1 is still at a high level, and the second scan signal Gate2 is still at a low level. At this time, the switches of the first pixel R1, the second pixel G1, and the third pixel B1 are all turned on, and the switches of the fourth pixel R2, the fifth pixel G2, and the sixth pixel B2 are turned on. Both are closed.
- the first selection signal MUX1 is at a low level, and the second selection signal MUX2 is at a high level.
- the first current channel is closed, the second current channel is turned on, the third current channel is turned off, the fourth current channel is turned on, the fifth current channel is turned off, and the sixth current channel is turned on.
- the data signal is input to the second pixel G1 of the second pixel column 104 through the second current channel and the sixth current channel to charge the second pixel G1.
- the first scan signal Gate1 is still at a high level, and the second scan signal Gate2 is still at a low level. At this time, the switches of the first pixel R1, the second pixel G1, and the third pixel B1 are all turned on, and the switches of the fourth pixel R2, the fifth pixel G2, and the sixth pixel B2 are turned on. Both are closed.
- the first selection signal MUX1 is high and low, and the second selection signal MUX2 is high. At this time, the first current channel is turned on, the second current channel is turned on, the third current channel is turned on, the fourth current channel is turned on, the fifth current channel is turned off, and the sixth current channel is turned off.
- the data signal is input to the third pixel B1 of the third pixel column 105 through the third current channel and the fourth current channel to charge the third pixel B1.
- the first scan signal Gate1 is at a low level, and the second scan signal Gate2 is at a high level. At this time, the switches of the first pixel R1, the second pixel G1, and the third pixel B1 are all turned off, and the switches of the fourth pixel R2, the fifth pixel G2, and the sixth pixel B2 are turned off. Both are turned on.
- the first selection signal MUX1 is maintained at a high level, and the second selection signal MUX2 is at a low level. At this time, the first current channel is turned on, the second current channel is turned off, the third current channel is turned on, the fourth current channel is turned off, the fifth current channel is turned on, and the sixth current channel is turned off. .
- the data signal is input to the fourth pixel R2 of the first pixel column 103 through the first current channel and the fifth current channel to charge the fourth pixel R2.
- the first scan signal Gate1 is still at a low level, and the second scan signal Gate2 is still at a high level. At this time, the switches of the first pixel R1, the second pixel G1, and the third pixel B1 are all turned off, and the switches of the fourth pixel R2, the fifth pixel G2, and the sixth pixel B2 are turned off. Both are turned on.
- the first selection signal MUX1 is at a low level, and the second selection signal MUX2 is at a high level.
- the first current channel is closed, the second current channel is turned on, the third current channel is turned off, the fourth current channel is turned on, the fifth current channel is turned off, and the sixth current channel is turned on.
- the data signal is input to the fifth pixel G2 of the second pixel column 104 through the second current channel and the sixth current channel to charge the fifth pixel G2.
- the first scan signal Gate1 is still at a low level, and the second scan signal Gate2 is still at a high level. At this time, the switches of the first pixel R1, the second pixel G1, and the third pixel B1 are all turned off, and the switches of the fourth pixel R2, the fifth pixel G2, and the sixth pixel B2 are turned off. Both are turned on.
- the first selection signal MUX1 is at a high level
- the second selection signal MUX2 is at a high level.
- the first current channel is turned on
- the second current channel is turned on
- the third current channel is turned on
- the fourth current channel is turned on
- the fifth current channel is turned off
- the sixth current channel is turned off.
- the data signal is input to the sixth pixel B2 of the third pixel column 105 through the third current channel and the fourth current channel to charge the sixth pixel B2.
- the number of wirings (signal lines) of the display panel can be effectively reduced, so that the improvement of the resolution of the display panel is not limited by the number of the wirings.
- the above technical solution is also advantageous for reducing the number of driving signals of the driving circuit (for example, reducing from three selection signals (first selection signal, second selection signal, and third selection signal) to two selection signals ( The first selection signal, the second selection signal)).
- the second embodiment of the display panel of the present invention is similar to the first embodiment described above, except that:
- the first switch 2041, the second switch 2042, the third switch 2043, and the fourth switch 2044 are both PMOS (Positive Channel Metal Oxide Semiconductor) transistors.
- Each of the five switches 2045 and the sixth switch 2046 is an NMOS (Negative Channel Metal Oxide Semiconductor) transistor.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of El Displays (AREA)
- Liquid Crystal (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
Claims (20)
- 一种驱动电路,其中,所述驱动电路用于控制相应的显示面板中的像素阵列显示图像,所述驱动电路包括:一数据信号提供模块,用于生成数据信号,所述数据信号用于提供给所述像素阵列;一第一选择信号生成模块,用于提供第一选择信号;一第二选择信号生成模块,用于提供第二选择信号;以及一选择模块,所述选择模块包括:至少两选择开关组合,所述选择开关组合与所述第一选择信号生成模块、所述第二选择信号生成模块、所述数据信号提供模块和所述像素阵列电性连接,所述选择开关组合用于接收所述第一选择信号、所述第二选择信号和所述数据信号,并用于根据所述第一选择信号和所述第二选择信号将所述数据信号输出至所述像素阵列;所述选择开关组合包括:一第一开关,所述第一开关与所述第一选择信号生成模块和所述数据信号提供模块电性连接;一第二开关,所述第二开关与所述第二选择信号生成模块和所述数据信号提供模块电性连接;一第三开关,所述第三开关与所述第一选择信号生成模块和所述数据信号提供模块电性连接;一第四开关,所述第四开关与所述第二选择信号生成模块、所述第三开关和所述像素阵列中的第三像素列电性连接;一第五开关,所述第五开关与所述第二选择信号生成模块、所述第一开关和所述像素阵列中的第一像素列电性连接;一第六开关,所述第六开关与所述第一选择信号生成模块、所述第二开关和所述像素阵列中的第二像素列电性连接;所述驱动电路还包括扫描信号提供模块,所述扫描信号提供模块 与所述像素阵列电性连接,所述扫描信号提供模块用于生成扫描信号,并用于将所述扫描信号发送至所述像素阵列。
- 根据权利要求1所述的驱动电路,其中,所述第一开关包括:一第一控制端,所述第一控制端与所述第一选择信号生成模块电性连接;一第一输入端,所述第一输入端与所述数据信号提供模块电性连接;以及一第一输出端,所述第一输出端与所述第五开关电性连接;其中,所述第一控制端用于接收所述第一选择信号,并用于根据所述第一选择信号控制所述第一输入端和所述第一输出端之间的第一电流通道的开启和关闭;所述第二开关包括:一第二控制端,所述第二控制端与所述第二选择信号生成模块电性连接;一第二输入端,所述第二输入端与所述数据信号提供模块电性连接;以及一第二输出端,所述第二输出端与所述第六开关电性连接;其中,所述第二控制端用于接收所述第二选择信号,并用于根据所述第二选择信号控制所述第二输入端和所述第二输出端之间的第二电流通道的开启和关闭;所述第三开关包括:一第三控制端,所述第三控制端与所述第一选择信号生成模块电性连接;一第三输入端,所述第三输入端与所述数据信号提供模块电性连接;以及一第三输出端,所述第三输出端与所述第四开关电性连接;其中,所述第三控制端用于接收所述第一选择信号,并用于根据所述第一选择信号控制所述第三输入端和所述第三输出端之间的 第三电流通道的开启和关闭;所述第四开关包括:一第四控制端,所述第四控制端与所述第二选择信号生成模块电性连接;一第四输入端,所述第四输入端与所述第三输出端电性连接;以及一第四输出端,所述第四输出端与所述第三像素列电性连接;其中,所述第四控制端用于接收所述第二选择信号,并用于根据所述第二选择信号控制所述第四输入端和所述第四输出端之间的第四电流通道的开启和关闭;所述第五开关包括:一第五控制端,所述第五控制端与所述第二选择信号生成模块电性连接;一第五输入端,所述第五输入端与所述第一输出端电性连接;以及一第五输出端,所述第五输出端与所述第一像素列电性连接;其中,所述第五控制端用于接收所述第二选择信号,并用于根据所述第二选择信号控制所述第五输入端和所述第五输出端之间的第五电流通道的开启和关闭;所述第六开关包括:一第六控制端,所述第六控制端与所述第一选择信号生成模块电性连接;一第六输入端,所述第六输入端与所述第二输出端电性连接;以及一第六输出端,所述第六输出端与所述第二像素列电性连接;其中,所述第六控制端用于接收所述第一选择信号,并用于根据所述第一选择信号控制所述第六输入端和所述第六输出端之间的第六电流通道的开启和关闭。
- 根据权利要求2所述的驱动电路,其中,所述第一电流通道用于在所述第三电流通道开启时开启,以及用于在所述第三电流通道关闭时关闭,以及用于在所述第六电流通道开启时关闭,以及用于在所述第六电流通道关闭时开启;所述第二电流通道用于在所述第四电流通道开启时开启,以及用于在所述第四电流通道关闭时关闭,以及用于在所述第五电流通道开启时关闭,以及用于在所述第五电流通道关闭时开启;所述第三电流通道用于在所述第一电流通道开启时开启,以及用于在所述第一电流通道关闭时关闭,以及用于在所述第六电流通道开启时关闭,以及用于在所述第六电流通道关闭时开启;所述第四电流通道用于在所述第二电流通道开启时开启,以及用于在所述第二电流通道关闭时关闭,以及用于在所述第五电流通道开启时关闭,以及用于在所述第五电流通道关闭时开启;所述第五电流通道用于在所述第二电流通道开启时关闭,以及用于在所述第二电流通道关闭时开启,以及用于在所述第四电流通道开启时关闭,以及用于在所述第四电流通道关闭时开启;所述第六电流通道用于在所述第一电流通道开启时关闭,以及用于在所述第一电流通道关闭时开启,以及用于在所述第三电流通道开启时关闭,以及用于在所述第三电流通道关闭时开启。
- 根据权利要求1所述的驱动电路,其中,所述第一选择信号的高电平的持续时间和所述第二选择信号的高电平的持续时间相同,所述第一选择信号的低电平的持续时间和所述第二选择信号的低电平的持续时间相同;所述第一选择信号的高电平的持续时间和所述第二选择信号的高电平持续时间均为2K个时钟单元周期,所述第一选择信号的低电平的持续时间和所述第二选择信号的低电平持续时间均为K个时钟单元周期,其中,所述K为正整数;所述第二选择信号的高电平的上升沿的开始时间与所述第一选择 信号的高电平的上升沿的开始时间相差K个时钟单元周期。
- 一种驱动电路,其中,所述驱动电路用于控制相应的显示面板中的像素阵列显示图像,所述驱动电路包括:一数据信号提供模块,用于生成数据信号,所述数据信号用于提供给所述像素阵列;一第一选择信号生成模块,用于提供第一选择信号;一第二选择信号生成模块,用于提供第二选择信号;以及一选择模块,所述选择模块包括:至少两选择开关组合,所述选择开关组合与所述第一选择信号生成模块、所述第二选择信号生成模块、所述数据信号提供模块和所述像素阵列电性连接,所述选择开关组合用于接收所述第一选择信号、所述第二选择信号和所述数据信号,并用于根据所述第一选择信号和所述第二选择信号将所述数据信号输出至所述像素阵列。
- 根据权利要求5所述的驱动电路,其中,所述选择开关组合包括:一第一开关,所述第一开关与所述第一选择信号生成模块和所述数据信号提供模块电性连接;一第二开关,所述第二开关与所述第二选择信号生成模块和所述数据信号提供模块电性连接;一第三开关,所述第三开关与所述第一选择信号生成模块和所述数据信号提供模块电性连接;一第四开关,所述第四开关与所述第二选择信号生成模块、所述第三开关和所述像素阵列中的第三像素列电性连接;一第五开关,所述第五开关与所述第二选择信号生成模块、所述第一开关和所述像素阵列中的第一像素列电性连接;一第六开关,所述第六开关与所述第一选择信号生成模块、所述第二开关和所述像素阵列中的第二像素列电性连接。
- 根据权利要求6所述的驱动电路,其中,所述第一开关包括:一第一控制端,所述第一控制端与所述第一选择信号生成模块电性连接;一第一输入端,所述第一输入端与所述数据信号提供模块电性连接;以及一第一输出端,所述第一输出端与所述第五开关电性连接;其中,所述第一控制端用于接收所述第一选择信号,并用于根据所述第一选择信号控制所述第一输入端和所述第一输出端之间的第一电流通道的开启和关闭;所述第二开关包括:一第二控制端,所述第二控制端与所述第二选择信号生成模块电性连接;一第二输入端,所述第二输入端与所述数据信号提供模块电性连接;以及一第二输出端,所述第二输出端与所述第六开关电性连接;其中,所述第二控制端用于接收所述第二选择信号,并用于根据所述第二选择信号控制所述第二输入端和所述第二输出端之间的第二电流通道的开启和关闭;所述第三开关包括:一第三控制端,所述第三控制端与所述第一选择信号生成模块电性连接;一第三输入端,所述第三输入端与所述数据信号提供模块电性连接;以及一第三输出端,所述第三输出端与所述第四开关电性连接;其中,所述第三控制端用于接收所述第一选择信号,并用于根据所述第一选择信号控制所述第三输入端和所述第三输出端之间的第三电流通道的开启和关闭;所述第四开关包括:一第四控制端,所述第四控制端与所述第二选择信号生成模块电 性连接;一第四输入端,所述第四输入端与所述第三输出端电性连接;以及一第四输出端,所述第四输出端与所述第三像素列电性连接;其中,所述第四控制端用于接收所述第二选择信号,并用于根据所述第二选择信号控制所述第四输入端和所述第四输出端之间的第四电流通道的开启和关闭;所述第五开关包括:一第五控制端,所述第五控制端与所述第二选择信号生成模块电性连接;一第五输入端,所述第五输入端与所述第一输出端电性连接;以及一第五输出端,所述第五输出端与所述第一像素列电性连接;其中,所述第五控制端用于接收所述第二选择信号,并用于根据所述第二选择信号控制所述第五输入端和所述第五输出端之间的第五电流通道的开启和关闭;所述第六开关包括:一第六控制端,所述第六控制端与所述第一选择信号生成模块电性连接;一第六输入端,所述第六输入端与所述第二输出端电性连接;以及一第六输出端,所述第六输出端与所述第二像素列电性连接;其中,所述第六控制端用于接收所述第一选择信号,并用于根据所述第一选择信号控制所述第六输入端和所述第六输出端之间的第六电流通道的开启和关闭。
- 根据权利要求7所述的驱动电路,其中,所述第一控制端通过第一信号线与所述第一选择信号生成模块电性连接;所述第二控制端通过第二信号线与所述第二选择信号生成模块电 性连接;所述第三控制端通过所述第一信号线与所述第一选择信号生成模块电性连接;所述第四控制端通过所述第二信号线与所述第二选择信号生成模块电性连接;所述第五控制端通过所述第二信号线与所述第二选择信号生成模块电性连接;所述第六控制端通过所述第一信号线与所述第一选择信号生成模块电性连接。
- 根据权利要求7所述的驱动电路,其中,所述第一电流通道用于在所述第三电流通道开启时开启,以及用于在所述第三电流通道关闭时关闭,以及用于在所述第六电流通道开启时关闭,以及用于在所述第六电流通道关闭时开启;所述第二电流通道用于在所述第四电流通道开启时开启,以及用于在所述第四电流通道关闭时关闭,以及用于在所述第五电流通道开启时关闭,以及用于在所述第五电流通道关闭时开启;所述第三电流通道用于在所述第一电流通道开启时开启,以及用于在所述第一电流通道关闭时关闭,以及用于在所述第六电流通道开启时关闭,以及用于在所述第六电流通道关闭时开启;所述第四电流通道用于在所述第二电流通道开启时开启,以及用于在所述第二电流通道关闭时关闭,以及用于在所述第五电流通道开启时关闭,以及用于在所述第五电流通道关闭时开启;所述第五电流通道用于在所述第二电流通道开启时关闭,以及用于在所述第二电流通道关闭时开启,以及用于在所述第四电流通道开启时关闭,以及用于在所述第四电流通道关闭时开启;所述第六电流通道用于在所述第一电流通道开启时关闭,以及用于在所述第一电流通道关闭时开启,以及用于在所述第三电流通道开启时关闭,以及用于在所述第三电流通道关闭时开启。
- 根据权利要求9所述的驱动电路,其中,所述第一开关、所述第二开关、所述第三开关和所述第四开关均是N沟道金属氧化物半导体晶体管,所述第五开关和所述第六开关均是P沟道金属氧化物半导体晶体管;或者所述第一开关、所述第二开关、所述第三开关和所述第四开关均是P沟道金属氧化物半导体晶体管,所述第五开关和所述第六开关均是N沟道金属氧化物半导体晶体管。
- 根据权利要求5所述的驱动电路,其中,所述第一选择信号的高电平的持续时间和所述第二选择信号的高电平的持续时间相同,所述第一选择信号的低电平的持续时间和所述第二选择信号的低电平的持续时间相同;所述第一选择信号的高电平的持续时间和所述第二选择信号的高电平持续时间均为2K个时钟单元周期,所述第一选择信号的低电平的持续时间和所述第二选择信号的低电平持续时间均为K个时钟单元周期,其中,所述K为正整数;所述第二选择信号的高电平的上升沿的开始时间与所述第一选择信号的高电平的上升沿的开始时间相差K个时钟单元周期。
- 根据权利要求11所述的驱动电路,其中,所述扫描信号的高电平的持续时间为3K个时钟单元周期,所述扫描信号的低电平的持续时间也为3K个时钟单元周期。
- 一种显示面板,其中,所述显示面板包括:一像素阵列;以及一驱动电路,所述驱动电路用于控制所述像素阵列显示图像,所述驱动电路包括:一数据信号提供模块,用于生成数据信号,所述数据信号用于提供给所述像素阵列;一第一选择信号生成模块,用于提供第一选择信号;一第二选择信号生成模块,用于提供第二选择信号;以及一选择模块,所述选择模块包括:至少两选择开关组合,所述选择开关组合与所述第一选择信号生成模块、所述第二选择信号生成模块、所述数据信号提供模块和所述像素阵列电性连接,所述选择开关组合用于接收所述第一选择信号、所述第二选择信号和所述数据信号,并用于根据所述第一选择信号和所述第二选择信号将所述数据信号输出至所述像素阵列。
- 根据权利要求13所述的显示面板,其中,所述选择开关组合包括:一第一开关,所述第一开关与所述第一选择信号生成模块和所述数据信号提供模块电性连接;一第二开关,所述第二开关与所述第二选择信号生成模块和所述数据信号提供模块电性连接;一第三开关,所述第三开关与所述第一选择信号生成模块和所述数据信号提供模块电性连接;一第四开关,所述第四开关与所述第二选择信号生成模块、所述第三开关和所述像素阵列中的第三像素列电性连接;一第五开关,所述第五开关与所述第二选择信号生成模块、所述第一开关和所述像素阵列中的第一像素列电性连接;一第六开关,所述第六开关与所述第一选择信号生成模块、所述第二开关和所述像素阵列中的第二像素列电性连接。
- 根据权利要求14所述的显示面板,其中,所述第一开关包括:一第一控制端,所述第一控制端与所述第一选择信号生成模块电性连接;一第一输入端,所述第一输入端与所述数据信号提供模块电性连接;以及一第一输出端,所述第一输出端与所述第五开关电性连接;其中,所述第一控制端用于接收所述第一选择信号,并用于根据 所述第一选择信号控制所述第一输入端和所述第一输出端之间的第一电流通道的开启和关闭;所述第二开关包括:一第二控制端,所述第二控制端与所述第二选择信号生成模块电性连接;一第二输入端,所述第二输入端与所述数据信号提供模块电性连接;以及一第二输出端,所述第二输出端与所述第六开关电性连接;其中,所述第二控制端用于接收所述第二选择信号,并用于根据所述第二选择信号控制所述第二输入端和所述第二输出端之间的第二电流通道的开启和关闭;所述第三开关包括:一第三控制端,所述第三控制端与所述第一选择信号生成模块电性连接;一第三输入端,所述第三输入端与所述数据信号提供模块电性连接;以及一第三输出端,所述第三输出端与所述第四开关电性连接;其中,所述第三控制端用于接收所述第一选择信号,并用于根据所述第一选择信号控制所述第三输入端和所述第三输出端之间的第三电流通道的开启和关闭;所述第四开关包括:一第四控制端,所述第四控制端与所述第二选择信号生成模块电性连接;一第四输入端,所述第四输入端与所述第三输出端电性连接;以及一第四输出端,所述第四输出端与所述第三像素列电性连接;其中,所述第四控制端用于接收所述第二选择信号,并用于根据所述第二选择信号控制所述第四输入端和所述第四输出端之间的 第四电流通道的开启和关闭;所述第五开关包括:一第五控制端,所述第五控制端与所述第二选择信号生成模块电性连接;一第五输入端,所述第五输入端与所述第一输出端电性连接;以及一第五输出端,所述第五输出端与所述第一像素列电性连接;其中,所述第五控制端用于接收所述第二选择信号,并用于根据所述第二选择信号控制所述第五输入端和所述第五输出端之间的第五电流通道的开启和关闭;所述第六开关包括:一第六控制端,所述第六控制端与所述第一选择信号生成模块电性连接;一第六输入端,所述第六输入端与所述第二输出端电性连接;以及一第六输出端,所述第六输出端与所述第二像素列电性连接;其中,所述第六控制端用于接收所述第一选择信号,并用于根据所述第一选择信号控制所述第六输入端和所述第六输出端之间的第六电流通道的开启和关闭。
- 根据权利要求15所述的显示面板,其中,所述第一控制端通过第一信号线与所述第一选择信号生成模块电性连接;所述第二控制端通过第二信号线与所述第二选择信号生成模块电性连接;所述第三控制端通过所述第一信号线与所述第一选择信号生成模块电性连接;所述第四控制端通过所述第二信号线与所述第二选择信号生成模块电性连接;所述第五控制端通过所述第二信号线与所述第二选择信号生成模 块电性连接;所述第六控制端通过所述第一信号线与所述第一选择信号生成模块电性连接。
- 根据权利要求15所述的显示面板,其中,所述第一电流通道用于在所述第三电流通道开启时开启,以及用于在所述第三电流通道关闭时关闭,以及用于在所述第六电流通道开启时关闭,以及用于在所述第六电流通道关闭时开启;所述第二电流通道用于在所述第四电流通道开启时开启,以及用于在所述第四电流通道关闭时关闭,以及用于在所述第五电流通道开启时关闭,以及用于在所述第五电流通道关闭时开启;所述第三电流通道用于在所述第一电流通道开启时开启,以及用于在所述第一电流通道关闭时关闭,以及用于在所述第六电流通道开启时关闭,以及用于在所述第六电流通道关闭时开启;所述第四电流通道用于在所述第二电流通道开启时开启,以及用于在所述第二电流通道关闭时关闭,以及用于在所述第五电流通道开启时关闭,以及用于在所述第五电流通道关闭时开启;所述第五电流通道用于在所述第二电流通道开启时关闭,以及用于在所述第二电流通道关闭时开启,以及用于在所述第四电流通道开启时关闭,以及用于在所述第四电流通道关闭时开启;所述第六电流通道用于在所述第一电流通道开启时关闭,以及用于在所述第一电流通道关闭时开启,以及用于在所述第三电流通道开启时关闭,以及用于在所述第三电流通道关闭时开启。
- 根据权利要求17所述的显示面板,其中,所述第一开关、所述第二开关、所述第三开关和所述第四开关均是N沟道金属氧化物半导体晶体管,所述第五开关和所述第六开关均是P沟道金属氧化物半导体晶体管;或者所述第一开关、所述第二开关、所述第三开关和所述第四开关均是P沟道金属氧化物半导体晶体管,所述第五开关和所述第六开关 均是N沟道金属氧化物半导体晶体管。
- 根据权利要求13所述的显示面板,其中,所述第一选择信号的高电平的持续时间和所述第二选择信号的高电平的持续时间相同,所述第一选择信号的低电平的持续时间和所述第二选择信号的低电平的持续时间相同;所述第一选择信号的高电平的持续时间和所述第二选择信号的高电平持续时间均为2K个时钟单元周期,所述第一选择信号的低电平的持续时间和所述第二选择信号的低电平持续时间均为K个时钟单元周期,其中,所述K为正整数;所述第二选择信号的高电平的上升沿的开始时间与所述第一选择信号的高电平的上升沿的开始时间相差K个时钟单元周期。
- 根据权利要求19所述的显示面板,其中,所述扫描信号的高电平的持续时间为3K个时钟单元周期,所述扫描信号的低电平的持续时间也为3K个时钟单元周期。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EA201791487A EA033896B1 (ru) | 2014-12-31 | 2015-01-12 | Дисплейная панель и ее управляющая схема |
JP2017552200A JP6486495B2 (ja) | 2014-12-31 | 2015-01-12 | 表示パネル及びその駆動回路 |
KR1020177019933A KR101977579B1 (ko) | 2014-12-31 | 2015-01-12 | 디스플레이 패널 그리고 디스플레이 패널을 위한 구동 회로 |
US14/417,808 US9576518B2 (en) | 2014-12-31 | 2015-01-12 | Display panel and driving circuit thereof |
GB1711606.2A GB2550507B (en) | 2014-12-31 | 2015-01-12 | Display panel and driving circuit thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410854645.1A CN104575355B (zh) | 2014-12-31 | 2014-12-31 | 显示面板及其驱动电路 |
CN201410854645.1 | 2014-12-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016106819A1 true WO2016106819A1 (zh) | 2016-07-07 |
Family
ID=53091284
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2015/070501 WO2016106819A1 (zh) | 2014-12-31 | 2015-01-12 | 显示面板及其驱动电路 |
Country Status (6)
Country | Link |
---|---|
JP (1) | JP6486495B2 (zh) |
KR (1) | KR101977579B1 (zh) |
CN (1) | CN104575355B (zh) |
EA (1) | EA033896B1 (zh) |
GB (1) | GB2550507B (zh) |
WO (1) | WO2016106819A1 (zh) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9607539B2 (en) | 2014-12-31 | 2017-03-28 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Display panel capable of reducing a voltage level changing frequency of a select signal and drive circuit thereof |
CN104485063B (zh) * | 2014-12-31 | 2016-08-17 | 深圳市华星光电技术有限公司 | 显示面板及其驱动电路 |
CN105096866A (zh) * | 2015-08-07 | 2015-11-25 | 深圳市华星光电技术有限公司 | 一种液晶显示器及其控制方法 |
CN105047165A (zh) * | 2015-08-28 | 2015-11-11 | 深圳市华星光电技术有限公司 | 基于rgbw的驱动电路以及平面显示器 |
CN106128388B (zh) * | 2016-08-29 | 2018-12-11 | 武汉华星光电技术有限公司 | 一种驱动电路及液晶显示面板 |
US10652963B2 (en) | 2018-05-24 | 2020-05-12 | Lumiode, Inc. | LED display structures and fabrication of same |
KR102577408B1 (ko) * | 2018-11-28 | 2023-09-13 | 엘지디스플레이 주식회사 | 터치 센서를 포함하는 표시장치 |
EP3899920A4 (en) | 2018-12-21 | 2022-09-28 | Lumiode, Inc. | ADDRESSING FOR EMISSIVE INDICATORS |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020054003A1 (en) * | 2000-12-14 | 2002-05-09 | Manabu Kodate | Display device |
CN101127194A (zh) * | 2007-09-26 | 2008-02-20 | 友达光电股份有限公司 | 主动式有机发光二极管显示器 |
CN101533616A (zh) * | 2008-03-14 | 2009-09-16 | 胜华科技股份有限公司 | 一种用于液晶显示器的多工驱动电路 |
CN103943090A (zh) * | 2014-04-15 | 2014-07-23 | 深圳市华星光电技术有限公司 | 栅极驱动电路及栅极驱动方法 |
CN104485063A (zh) * | 2014-12-31 | 2015-04-01 | 深圳市华星光电技术有限公司 | 显示面板及其驱动电路 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6177422A (ja) * | 1984-09-21 | 1986-04-21 | Nec Corp | ラインデ−タセレクタ回路 |
JPH05232508A (ja) * | 1992-02-21 | 1993-09-10 | Hitachi Ltd | 液晶表示装置 |
KR100560445B1 (ko) | 2004-03-15 | 2006-03-13 | 삼성에스디아이 주식회사 | 발광 표시 장치 및 그 구동 방법 |
JP4206087B2 (ja) * | 2004-10-13 | 2009-01-07 | 三星エスディアイ株式会社 | 発光表示装置 |
JP2007248553A (ja) * | 2006-03-14 | 2007-09-27 | Hitachi Displays Ltd | 画像表示装置を備える情報端末 |
JP4909914B2 (ja) | 2008-01-15 | 2012-04-04 | 株式会社日立製作所 | 無線端末 |
JP2009181100A (ja) * | 2008-02-01 | 2009-08-13 | Hitachi Displays Ltd | 液晶表示装置 |
TWI480847B (zh) * | 2008-05-22 | 2015-04-11 | Au Optronics Corp | 液晶顯示裝置及其驅動方法 |
CN101887676A (zh) * | 2009-05-14 | 2010-11-17 | 奇景光电股份有限公司 | 源极驱动器 |
JP2012008224A (ja) | 2010-06-22 | 2012-01-12 | Sharp Corp | 液晶表示装置 |
JP5777300B2 (ja) * | 2010-07-05 | 2015-09-09 | ラピスセミコンダクタ株式会社 | 駆動回路及び表示装置 |
JP2012256012A (ja) * | 2010-09-15 | 2012-12-27 | Semiconductor Energy Lab Co Ltd | 表示装置 |
JP5851818B2 (ja) * | 2011-12-12 | 2016-02-03 | パナソニック液晶ディスプレイ株式会社 | 表示装置 |
-
2014
- 2014-12-31 CN CN201410854645.1A patent/CN104575355B/zh active Active
-
2015
- 2015-01-12 GB GB1711606.2A patent/GB2550507B/en active Active
- 2015-01-12 WO PCT/CN2015/070501 patent/WO2016106819A1/zh active Application Filing
- 2015-01-12 KR KR1020177019933A patent/KR101977579B1/ko active IP Right Grant
- 2015-01-12 EA EA201791487A patent/EA033896B1/ru not_active IP Right Cessation
- 2015-01-12 JP JP2017552200A patent/JP6486495B2/ja active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020054003A1 (en) * | 2000-12-14 | 2002-05-09 | Manabu Kodate | Display device |
CN101127194A (zh) * | 2007-09-26 | 2008-02-20 | 友达光电股份有限公司 | 主动式有机发光二极管显示器 |
CN101533616A (zh) * | 2008-03-14 | 2009-09-16 | 胜华科技股份有限公司 | 一种用于液晶显示器的多工驱动电路 |
CN103943090A (zh) * | 2014-04-15 | 2014-07-23 | 深圳市华星光电技术有限公司 | 栅极驱动电路及栅极驱动方法 |
CN104485063A (zh) * | 2014-12-31 | 2015-04-01 | 深圳市华星光电技术有限公司 | 显示面板及其驱动电路 |
Also Published As
Publication number | Publication date |
---|---|
CN104575355B (zh) | 2017-02-01 |
KR101977579B1 (ko) | 2019-05-13 |
JP6486495B2 (ja) | 2019-03-20 |
GB201711606D0 (en) | 2017-08-30 |
EA201791487A1 (ru) | 2017-11-30 |
KR20170098882A (ko) | 2017-08-30 |
CN104575355A (zh) | 2015-04-29 |
GB2550507A (en) | 2017-11-22 |
JP2018508834A (ja) | 2018-03-29 |
GB2550507B (en) | 2019-11-20 |
EA033896B1 (ru) | 2019-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2016106819A1 (zh) | 显示面板及其驱动电路 | |
US10008166B2 (en) | Gate driver on array circuit | |
US9530355B2 (en) | Shift register and driving method thereof, shift scanning circuit and display apparatus | |
KR102485454B1 (ko) | 게이트 구동회로와 이를 이용한 표시장치 | |
TW201528241A (zh) | 掃描驅動電路和有機發光顯示器 | |
WO2016095382A1 (zh) | 扫描驱动电路及显示装置 | |
KR20170045441A (ko) | 게이트 구동 회로 및 이를 포함하는 표시 장치 | |
US9466235B2 (en) | TFT array substrate, display panel and display device | |
US20170193938A1 (en) | Shift register unit, shift register, gate driving circuit and display apparatus | |
JP4686972B2 (ja) | シフトレジスタ回路、基本回路および表示装置 | |
TWI460702B (zh) | 顯示裝置及其移位暫存電路 | |
JP2010186551A (ja) | シフトレジスタ回路、基本回路および表示装置 | |
US9727165B2 (en) | Display with driver circuitry having intraframe pause capabilities | |
JP6650459B2 (ja) | 表示パネル及びその駆動回路 | |
JP2006323040A (ja) | 半導体集積回路および液晶表示駆動用半導体集積回路 | |
US9607539B2 (en) | Display panel capable of reducing a voltage level changing frequency of a select signal and drive circuit thereof | |
US10262613B2 (en) | Gate driver on array circuit and LCD panel | |
US20210272492A1 (en) | Start signal generation circuit, driving method and display device | |
TWI726523B (zh) | 驅動電路 | |
US9576518B2 (en) | Display panel and driving circuit thereof | |
TWI411988B (zh) | 寄存器電路及顯示裝置電路 | |
JP4479492B2 (ja) | レベルダウンコンバータ及び表示装置 | |
JP2008165169A (ja) | 電圧駆動回路 | |
JP2006098764A (ja) | 表示装置の駆動回路 | |
TW201421478A (zh) | 移位暫存器和顯示裝置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 14417808 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15874512 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2017552200 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20177019933 Country of ref document: KR Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 201711606 Country of ref document: GB Kind code of ref document: A Free format text: PCT FILING DATE = 20150112 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 201791487 Country of ref document: EA |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15874512 Country of ref document: EP Kind code of ref document: A1 |