WO2016041293A1 - 基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路 - Google Patents

基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路 Download PDF

Info

Publication number
WO2016041293A1
WO2016041293A1 PCT/CN2015/000385 CN2015000385W WO2016041293A1 WO 2016041293 A1 WO2016041293 A1 WO 2016041293A1 CN 2015000385 W CN2015000385 W CN 2015000385W WO 2016041293 A1 WO2016041293 A1 WO 2016041293A1
Authority
WO
WIPO (PCT)
Prior art keywords
pin
resistor
order
circuit module
operational amplifier
Prior art date
Application number
PCT/CN2015/000385
Other languages
English (en)
French (fr)
Inventor
李建庆
Original Assignee
李建庆
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 李建庆 filed Critical 李建庆
Publication of WO2016041293A1 publication Critical patent/WO2016041293A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols

Definitions

  • the invention relates to a universal fractional-order integration circuit module and a 0.9-order chaotic system circuit implementation thereof, in particular to a 0.9-order Zhou chaotic system circuit based on a chain-type fractional-order integration circuit module.
  • the resistance and capacitance of the circuit implementing the fractional-order chaotic system are both unconventional resistors and capacitors, it is generally implemented by a series connection of resistors and capacitors.
  • the main method of implementation is to combine the existing resistors and capacitors on the breadboard. The method has low reliability and stability, and is easy to make mistakes, and is difficult to find after an error.
  • the present invention overcomes this problem and adopts a chain structure to design and manufacture a PCB circuit.
  • the circuit is composed of four parts.
  • the 0.9-order fractional-order integration circuit is composed of the first three parts, and the fourth part is not used, suspended, using this method.
  • the realization of the 0.9-order fractional-order chaotic system circuit is highly reliable and error-prone.
  • the technical problem to be solved by the present invention is to provide a 0.9-order Zhou chaotic system circuit based on a chain-type fractional-order integration circuit module, and the present invention adopts the following technical means to achieve the object of the invention:
  • a chain fractional integration circuit module characterized in that a resistor Rx is connected in parallel with a capacitor Cx to form a first portion, a resistor Ry is connected in parallel with a capacitor Cy to form a second portion, and a resistor Rz is connected in parallel with the capacitor Cz to form a third portion.
  • the resistor Rw is connected in parallel with the capacitor Cw to form a fourth portion.
  • the cascade input pins PI1, PI2 and the output pin P are connected to the first portion, the first portion is connected to the output pin P1 and the second portion, and the second portion is connected to the output pin.
  • P2 and the third part the third part is connected to the output pin P3 and the fourth part, and the fourth part is connected to the output pin P4 and the cascade output pins PO1, PO2.
  • a chain type fractional integration circuit module wherein said resistor Rx is composed of a potentiometer Rx1 and resistors Rx2, Rx3, Rx4, Rx5 connected in series, said capacitor Cx being capacitor Cx1.
  • Cx2, Cx3, and Cx4 are formed in parallel
  • the resistor Ry is composed of a potentiometer Ry1 and resistors Ry2, Ry3, Ry4, and Ry5 connected in series, and the capacitor Cy is composed of capacitors Cy1, Cy2, Cy3, Cy4, in parallel
  • the resistor Rz is composed of The potentiometer Rz1 and the resistors Rz2, Rz3, Rz4, and Rz5 are formed in series, and the capacitor Cz is composed of capacitors Cz1, Cz2, Cz3, and Cz4 in parallel
  • the resistor Rw is composed of a potentiometer Rw1 and resistors Rw2, Rw3, Rw4, and Rw5 in series.
  • the capacitor Cw is composed of capacitors Cw1, Cw2, Cw3, and Cw4
  • a 0.9-order Zhou chaotic system circuit based on a chain-type fractional-order integral circuit module characterized in that:
  • the analog circuit is constructed by using the operational amplifier U1, the operational amplifier U2, the resistor and the 0.9-order integral circuit module U5, the 0.9-order integral circuit module U6, and the 0.9-order integral circuit module U7 to form an inverting adder.
  • the inverse 0.9-order integrator, multiply operation is performed by the multiplier U3 and the multiplier U4, the operational amplifier U1 and the operational amplifier U2 adopt LF347N, and the multiplier U3 and the multiplier U4 adopt AD633JN;
  • the operational amplifier U1 is connected to an operational amplifier U2, a multiplier U3, a multiplier U4 and a 0.9-order integration circuit module U5, and a 0.9-order integration circuit module U6.
  • the operational amplifier U2 is connected to a multiplier U3, a multiplier U4, and a 0.9-order integration circuit.
  • Module U7, the multiplier U3 is connected to the operational amplifier U1, the multiplier U4 is connected to the operational amplifier U2;
  • the first pin of the operational amplifier U1 is connected to the sixth pin of U1 through the resistor R8, the second pin is connected to the first pin of U1 through the resistor R7, and the third, fifth, ten, and 12 pins are grounded.
  • the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected to the P pin of the 0.9-order integrating circuit module U6, the seventh pin is connected to the output y, and the second pin is connected through the resistor R5.
  • the 8th pin is connected to the output x, connected to the 13th pin through the resistor R2, connected to the 2nd pin through the resistor R6, connected to the 3rd pin of the multiplier U4, connected to the 0.9th order integral circuit module U5 P3 pin, the 9th pin is connected to the P pin of the 0.9th integration circuit module U5, the 13th pin is connected to the 14th pin through the resistor R3, and the 14th pin is connected to the 9th pin through the resistor R4. ;
  • the first, second, sixth, seventh, thirteenth, and fourteenth pins of the operational amplifier U2 are left floating, the third, fifth, tenth, and twelfth pins are grounded, the fourth pin is connected to VCC, and the eleventh pin is connected to VEE, the eighth The pin output z is connected to the 9th pin of U2 through the resistor R10, connected to the 3rd pin of the multiplier U3, connected to the P3 pin of the 0.9-order integrating circuit module U7, and the 9th pin is connected to the 0.9-order integrating circuit.
  • the first pin of the multiplier U3 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh lead The pin is connected to the 13th pin of U1 through the resistor R1, connected to the 6th pin of U1 through the resistor R9, and the 8th pin is connected to VCC;
  • the first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U1, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin. Connected to the 9th pin of U2 through resistor R11, the 8th pin is connected to VCC;
  • the PI1, PI2, PO1, PO2, P1, P2, and P4 pins of the 0.9-order integrating circuit module U5 are suspended, the P pin is connected to the 9th pin of the operational amplifier U1, and the P3 pin is connected to the 8th of the operational amplifier U1. Pin
  • the PI1, PI2, PO1, PO2, P1, P2, and P4 pins of the 0.9-order integrating circuit module U6 are suspended, the P pin is connected to the sixth pin of the operational amplifier U1, and the P3 pin is connected to the seventh of the operational amplifier U1. Pin
  • the PI1, PI2, PO1, PO2, P1, P2, and P4 pins of the 0.9-order integrating circuit module U7 are suspended, the P pin is connected to the 9th pin of the operational amplifier U2, and the P3 pin is connected to the 8th of the operational amplifier U2. Pin
  • the beneficial effects of the invention are: using a chain structure, designing and manufacturing a PCB circuit, the circuit is composed of four parts, each part is composed of four resistors and one potentiometer in series, and a universal fractional integration module composed of four capacitors in parallel
  • the circuit, the 0.9-order fractional-order integration circuit is composed of the first three parts, the fourth part is not used, and it is suspended.
  • the 0.9-order fractional-order chaotic system circuit is realized by this method, which has high reliability and is not easy to be mistaken.
  • FIG. 1 is a schematic diagram of an internal structure of a chain type fractional integration circuit module of the present invention (a), an internal actual connection diagram (b), and an actual connection diagram (c) of a 0.9-order integration circuit.
  • FIG. 2 is a schematic diagram of a circuit connection structure of a preferred embodiment of the present invention.
  • 3 and 4 are actual connection diagrams of the circuit of the present invention.
  • a chain fractional integration circuit module characterized in that a resistor Rx is connected in parallel with a capacitor Cx to form a first portion, a resistor Ry is connected in parallel with a capacitor Cy to form a second portion, and a resistor Rz is connected in parallel with the capacitor Cz to form a third portion.
  • the resistor Rw is connected in parallel with the capacitor Cw to form a fourth portion.
  • the cascade input pins PI1, PI2 and the output pin P are connected to the first portion, the first portion is connected to the output pin P1 and the second portion, and the second portion is connected to the output pin.
  • P2 and the third part the third part is connected to the output pin P3 and the fourth part, and the fourth part is connected to the output pin P4 and the cascade output pins PO1, PO2.
  • a chain type fractional integration circuit module wherein said resistor Rx is composed of a potentiometer Rx1 and resistors Rx2, Rx3, Rx4, Rx5 connected in series, said capacitor Cx being capacitor Cx1.
  • Cx2, Cx3, and Cx4 are formed in parallel
  • the resistor Ry is composed of a potentiometer Ry1 and resistors Ry2, Ry3, Ry4, and Ry5 connected in series, and the capacitor Cy is composed of capacitors Cy1, Cy2, Cy3, Cy4, in parallel
  • the resistor Rz is composed of The potentiometer Rz1 and the resistors Rz2, Rz3, Rz4, and Rz5 are formed in series, and the capacitor Cz is composed of capacitors Cz1, Cz2, Cz3, and Cz4 in parallel
  • the resistor Rw is composed of a potentiometer Rw1 and resistors Rw2, Rw3, Rw4, and Rw5 in series.
  • the capacitor Cw is composed of capacitors Cw1, Cw2, Cw3, and Cw4
  • a chain type fractional integration circuit module according to claim 1, said 0.9 order integration circuit module, according to claims 1, 2, characterized in that said cascade input pins PI1, PI2 are left floating, The output pins P1, P2, and P4 are suspended, and the cascaded output pins PO1 and PO2 are suspended.
  • a 0.9-order Zhou chaotic system circuit based on a chain-type fractional-order integral circuit module characterized in that:
  • the analog circuit is constructed by using the operational amplifier U1, the operational amplifier U2, the resistor and the 0.9-order integral circuit module U5, the 0.9-order integral circuit module U6, and the 0.9-order integral circuit module U7 to form an inverting adder.
  • the inverse 0.9-order integrator, multiply operation is performed by the multiplier U3 and the multiplier U4, the operational amplifier U1 and the operational amplifier U2 adopt LF347N, and the multiplier U3 and the multiplier U4 adopt AD633JN;
  • the operational amplifier U1 is connected to an operational amplifier U2, a multiplier U3, a multiplier U4 and a 0.9-order integration circuit module U5, and a 0.9-order integration circuit module U6.
  • the operational amplifier U2 is connected to a multiplier U3, a multiplier U4, and a 0.9-order integration circuit.
  • Module U7, the multiplier U3 is connected to the operational amplifier U1, the multiplier U4 is connected to the operational amplifier U2;
  • the first pin of the operational amplifier U1 is connected to the sixth pin of U1 through the resistor R8, the second pin is connected to the first pin of U1 through the resistor R7, and the third, fifth, ten, and 12 pins are grounded.
  • the fourth pin is connected to VCC
  • the eleventh pin is connected to VEE
  • the sixth pin is connected to the P pin of the 0.9-order integrating circuit module U6,
  • the seventh pin is connected to the output y
  • the second pin is connected through the resistor R5.
  • Connect the P3 pin of the 0.9-order integrating circuit module U6, connect the first pin of the multiplier U3, connect the first pin of the multiplier U4, the eighth pin is connected to the output x, and the third pin is connected through the resistor R2.
  • the first, second, sixth, seventh, thirteenth, and fourteenth pins of the operational amplifier U2 are left floating, the third, fifth, tenth, and twelfth pins are grounded, the fourth pin is connected to VCC, and the eleventh pin is connected to VEE, the eighth The pin output z is connected to the 9th pin of U2 through the resistor R10, connected to the 3rd pin of the multiplier U3, connected to the P3 pin of the 0.9-order integrating circuit module U7, and the 9th pin is connected to the 0.9-order integrating circuit.
  • the first pin of the multiplier U3 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh lead The pin is connected to the 13th pin of U1 through the resistor R1, connected to the 6th pin of U1 through the resistor R9, and the 8th pin is connected to VCC;
  • the first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U1, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin. Connected to the 9th pin of U2 through resistor R11, the 8th pin is connected to VCC;
  • the PI1, PI2, PO1, PO2, P1, P2, and P4 pins of the 0.9-order integrating circuit module U5 are suspended, the P pin is connected to the 9th pin of the operational amplifier U1, and the P3 pin is connected to the 8th of the operational amplifier U1. Pin
  • the PI1, PI2, PO1, PO2, P1, P2, and P4 pins of the 0.9-order integrating circuit module U6 are suspended, the P pin is connected to the sixth pin of the operational amplifier U1, and the P3 pin is connected to the seventh of the operational amplifier U1. Pin
  • the PI1, PI2, PO1, PO2, P1, P2, and P4 pins of the 0.9-order integrating circuit module U7 are suspended, the P pin is connected to the 9th pin of the operational amplifier U2, and the P3 pin is connected to the 8th of the operational amplifier U2. Pin

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Measuring Instrument Details And Bridges, And Automatic Balancing Devices (AREA)
  • Measurement Of Resistance Or Impedance (AREA)
  • Amplifiers (AREA)

Abstract

一种基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路，链式分数阶积分电路模块包括电阻Rx与电容Cx并联，形成第一部分，电阻Ry与电容Cy并联，形成第二部分，电阻Rz与电容Cz并联，形成第三部分，电阻Rw与电容Cw并联，形成第四部分，级联输入引脚PI1、PI2和输出引脚P接第一部分，第一部分接输出引脚P1和第二部分，第二部分接输出引脚P2和第三部分，第三部分接输出引脚P3和第四部分，第四部分接输出引脚P4和级联输出引脚PO1、PO2。该积分电路模块采用链式结构，设计制作了PCB电路，0.9阶分数阶积分电路由前三部分组成，第四部分不用，悬空，采用这种方法实现的0.9阶分数阶混沌系统电路，可靠性高，不易出错。

Description

基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路 技术领域
本发明涉及一种通用分数阶积分电路模块及其0.9阶混沌系统电路实现，特别涉及一种基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路。
背景技术
因为实现分数阶混沌系统的电路的电阻和电容都是非常规电阻和电容，一般采用电阻串联和电容并联的方法实现，目前，实现的主要方法是利用现有的电阻和电容在面包板上组合的方法，这种方法可靠性和稳定性比较低，并且存在容易出错，出错后不易查找等问题，本发明为克服这个问题，采用链式结构，设计制作了PCB电路，电路由四部分组成，每部分又由四个电阻和一个电位器串联后，与四个电容并联组成的通用分数阶积分模块电路，0.9阶分数阶积分电路由前三部分组成，第四部分不用，悬空，采用这种方法的实现0.9阶分数阶混沌系统电路，可靠性高，不易出错。
发明内容
本发明要解决的技术问题是提供一种基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路，本发明采用如下技术手段实现发明目的：
1、一种链式分数阶积分电路模块，其特征是在于：电阻Rx与电容Cx并联，形成第一部分，电阻Ry与电容Cy并联，形成第二部分，电阻Rz与电容Cz并联，形成第三部分，电阻Rw与电容Cw并联，形成第四部分，级联输入引脚PI1、PI2和输出引脚P接第一部分，第一部分接输出引脚P1和第二部分，第二部分接输出引脚P2和第三部分，第三部分接输出引脚P3和第四部分，第四部分接输出引脚P4和级联输出引脚PO1、PO2。
2、根据权利要求1所述一种链式分数阶积分电路模块，其特征在于：所述电阻Rx由电位器Rx1和电阻Rx2、Rx3、Rx4、Rx5串联组成，所述电容Cx由电容Cx1、Cx2、Cx3、Cx4并联组成；所述电阻Ry由电位器Ry1和电阻Ry2、Ry3、Ry4、Ry5串联组成，所述电容Cy由电容Cy1、Cy2、Cy3、Cy4，并联组成；所述电阻Rz由电位器Rz1和电阻Rz2、Rz3、Rz4、Rz5串联组成，所述电容Cz由电容Cz1、Cz2、Cz3、Cz4并联组成；所述电阻Rw由电位器Rw1和电阻Rw2、Rw3、Rw4、Rw5串联组成，所述电容Cw由电容Cw1、Cw2、Cw3、Cw4并联组成。
3、根据权利要求1所述一种链式分数阶积分电路模块，所述0.9阶积分电路模块，根据权利要求1、2，其特征在于：所述级联输入引脚PI1、PI2悬空，所述输出引脚P1、P2、P4悬空，所述级联输出引脚PO1、PO2悬空，所述电阻Rx＝62.84M，所述电位器Rx1＝22M，所述 电阻Rx2＝10M、Rx3＝10M、Rx4＝10M、Rx5＝10M，所述电容Cx＝1.232uF，所述电容Cx1＝1uF、Cx2＝100nF、Cx3＝100nF、Cx4＝33nF；所述电阻Ry＝0.25M，所述电位器Ry1＝51K，所述电阻Ry2＝200K、Ry3＝0K、Ry4＝0K、Ry5＝0K，所述电容Cy＝1.840uF，所述电容Cy1＝1uF、Cy2＝470nF、Cy3＝330nF、Cy4＝47nF；所述电阻Rz＝0.0025M，所述电位器Rz1＝0.51K和所述电阻Rz2＝2K、Rz3＝0K、Rz4＝0K、Rz5＝0K，所述电容Cz＝1.1uF，所述电容Cz1＝1uF、Cz2＝100nF、Cz3悬空、Cz4悬空；所述电阻Rw，所述电位器Rw1和所述电阻Rw2、Rw3、Rw4、Rw5，所述电容Cw和所述电容Cw1、Cw2、Cw3、Cw4，均悬空。
4、基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路，其特征在于：
(1)Zhou混沌系统i为：
Figure PCTCN2015000385-appb-000001
(2)0.9阶Zhou混沌系统ii为：
Figure PCTCN2015000385-appb-000002
(3)根据0.9阶Zhou混沌系统ii构造模拟电路，利用运算放大器U1、运算放大器U2及电阻和0.9阶积分电路模块U5、0.9阶积分电路模块U6、0.9阶积分电路模块U7构成反相加法器和反相0.9阶积分器，利用乘法器U3和乘法器U4实现乘法运算，所述运算放大器U1和运算放大器U2采用LF347N，所述乘法器U3和乘法器U4采用AD633JN；
所述运算放大器U1连接运算放大器U2、乘法器U3、乘法器U4和0.9阶积分电路模块U5、0.9阶积分电路模块U6，所述运算放大器U2连接乘法器U3、乘法器U4和0.9阶积分电路模块U7，所述乘法器U3连接运算放大器U1，所述乘法器U4连接运算放大器U2；
所述运算放大器U1的第1引脚通过电阻R8与U1的第6引脚相接，第2引脚通过电阻R7与U1第1引脚相接，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚接0.9阶积分电路模块U6的P引脚，第7引脚接输出y，通过电阻R5与第9引脚相接，接0.9阶积分电路模块U6的P3引脚，接乘法器U3的第1引脚，接乘法器U4的第1 引脚，第8引脚接输出x，通过电阻R2与第13引脚相接，通过电阻R6与第2引脚相接，接乘法器U4的第3引脚，接0.9阶积分电路模块U5的P3引脚，第9引脚接0.9阶积分电路模块U5的P引脚，第13引脚通过电阻R3与第14引脚相接，第14引脚通过电阻R4与第9引脚相接；
所述运算放大器U2的第1、2、6、7、13、14引脚悬空，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第8引脚输出z，通过电阻R10与U2的第9引脚相接，接乘法器U3的第3引脚，接接0.9阶积分电路模块U7的P3引脚，第9引脚接0.9阶积分电路模块U7的P引脚；
所述乘法器U3的第1引脚接U1的第7脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R1接U1第13引脚，通过电阻R9接U1第6引脚，第8引脚接VCC；
所述乘法器U4的第1引脚接U1的第7脚，第3引脚接U1的第8脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R11接U2第9引脚，第8引脚接VCC；
所述0.9阶积分电路模块U5的PI1、PI2、PO1、PO2、P1、P2、P4引脚悬空，P引脚接运算放大器U1的第9引脚，P3引脚接接运算放大器U1的第8引脚；
所述0.9阶积分电路模块U6的PI1、PI2、PO1、PO2、P1、P2、P4引脚悬空，P引脚接运算放大器U1的第6引脚，P3引脚接接运算放大器U1的第7引脚；
所述0.9阶积分电路模块U7的PI1、PI2、PO1、PO2、P1、P2、P4引脚悬空，P引脚接运算放大器U2的第9引脚，P3引脚接接运算放大器U2的第8引脚；
本发明的有益效果是：采用链式结构，设计制作了PCB电路，电路由四部分组成，每部分又由四个电阻和一个电位器串联后，与四个电容并联组成的通用分数阶积分模块电路，0.9阶分数阶积分电路由前三部分组成，第四部分不用，悬空，采用这种方法的实现0.9阶分数阶混沌系统电路，可靠性高，不易出错。
附图说明
图1为本发明的链式分数阶积分电路模块内部结构示意图(a)、内部实际连接图(b)和0.9阶积分电路实际连接图(c)。
图2为本发明优选实施例的电路连接结构示意图。
图3和图4为本发明的电路实际连接图。
具体实施方式
下面结合附图和优选实施例对本发明作更进一步的详细描述，参见图1-图4。
1、一种链式分数阶积分电路模块，其特征是在于：电阻Rx与电容Cx并联，形成第一部分，电阻Ry与电容Cy并联，形成第二部分，电阻Rz与电容Cz并联，形成第三部分，电阻Rw与电容Cw并联，形成第四部分，级联输入引脚PI1、PI2和输出引脚P接第一部分，第一部分接输出引脚P1和第二部分，第二部分接输出引脚P2和第三部分，第三部分接输出引脚P3和第四部分，第四部分接输出引脚P4和级联输出引脚PO1、PO2。
2、根据权利要求1所述一种链式分数阶积分电路模块，其特征在于：所述电阻Rx由电位器Rx1和电阻Rx2、Rx3、Rx4、Rx5串联组成，所述电容Cx由电容Cx1、Cx2、Cx3、Cx4并联组成；所述电阻Ry由电位器Ry1和电阻Ry2、Ry3、Ry4、Ry5串联组成，所述电容Cy由电容Cy1、Cy2、Cy3、Cy4，并联组成；所述电阻Rz由电位器Rz1和电阻Rz2、Rz3、Rz4、Rz5串联组成，所述电容Cz由电容Cz1、Cz2、Cz3、Cz4并联组成；所述电阻Rw由电位器Rw1和电阻Rw2、Rw3、Rw4、Rw5串联组成，所述电容Cw由电容Cw1、Cw2、Cw3、Cw4并联组成。
3、根据权利要求1所述一种链式分数阶积分电路模块，所述0.9阶积分电路模块，根据权利要求1、2，其特征在于：所述级联输入引脚PI1、PI2悬空，所述输出引脚P1、P2、P4悬空，所述级联输出引脚PO1、PO2悬空，所述电阻Rx＝62.84M，所述电位器Rx1＝22M，所述电阻Rx2＝10M、Rx3＝10M、Rx4＝10M、Rx5＝10M，所述电容Cx＝1.232uF，所述电容Cx1＝1uF、Cx2＝100nF、Cx3＝100nF、Cx4＝33nF；所述电阻Ry＝0.25M，所述电位器Ry1＝51K，所述电阻Ry2＝200K、Ry3＝0K、Ry4＝0K、Ry5＝0K，所述电容Cy＝1.840uF，所述电容Cy1＝1uF、Cy2＝470nF、Cy3＝330nF、Cy4＝47nF；所述电阻Rz＝0.0025M，所述电位器Rz1＝0.51K和所述电阻Rz2＝2K、Rz3＝0K、Rz4＝0K、Rz5＝0K，所述电容Cz＝1.1uF，所述电容Cz1＝1uF、Cz2＝100nF、Cz3悬空、Cz4悬空；所述电阻Rw，所述电位器Rw1和所述电阻Rw2、Rw3、Rw4、Rw5，所述电容Cw和所述电容Cw1、Cw2、Cw3、Cw4，均悬空。
4、基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路，其特征在于：
(1)Zhou混沌系统i为：
Figure PCTCN2015000385-appb-000003
(2)0.9阶Zhou混沌系统ii为：
Figure PCTCN2015000385-appb-000004
(3)根据0.9阶Zhou混沌系统ii构造模拟电路，利用运算放大器U1、运算放大器U2及电阻和0.9阶积分电路模块U5、0.9阶积分电路模块U6、0.9阶积分电路模块U7构成反相加法器和反相0.9阶积分器，利用乘法器U3和乘法器U4实现乘法运算，所述运算放大器U1和运算放大器U2采用LF347N，所述乘法器U3和乘法器U4采用AD633JN；
所述运算放大器U1连接运算放大器U2、乘法器U3、乘法器U4和0.9阶积分电路模块U5、0.9阶积分电路模块U6，所述运算放大器U2连接乘法器U3、乘法器U4和0.9阶积分电路模块U7，所述乘法器U3连接运算放大器U1，所述乘法器U4连接运算放大器U2；
所述运算放大器U1的第1引脚通过电阻R8与U1的第6引脚相接，第2引脚通过电阻R7与U1第1引脚相接，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚接0.9阶积分电路模块U6的P引脚，第7引脚接输出y，通过电阻R5与第9引脚相接，接0.9阶积分电路模块U6的P3引脚，接乘法器U3的第1引脚，接乘法器U4的第1引脚，第8引脚接输出x，通过电阻R2与第13引脚相接，通过电阻R6与第2引脚相接，接乘法器U4的第3引脚，接0.9阶积分电路模块U5的P3引脚，第9引脚接0.9阶积分电路模块U5的P引脚，第13引脚通过电阻R3与第14引脚相接，第14引脚通过电阻R4与第9引脚相接；
所述运算放大器U2的第1、2、6、7、13、14引脚悬空，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第8引脚输出z，通过电阻R10与U2的第9引脚相接，接乘法器U3的第3引脚，接接0.9阶积分电路模块U7的P3引脚，第9引脚接0.9阶积分电路模块U7的P引脚；
所述乘法器U3的第1引脚接U1的第7脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R1接U1第13引脚，通过电阻R9接U1第6引脚，第8引脚接VCC；
所述乘法器U4的第1引脚接U1的第7脚，第3引脚接U1的第8脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R11接U2第9引脚，第8引脚接VCC；
所述0.9阶积分电路模块U5的PI1、PI2、PO1、PO2、P1、P2、P4引脚悬空，P引脚接运算放大器U1的第9引脚，P3引脚接接运算放大器U1的第8引脚；
所述0.9阶积分电路模块U6的PI1、PI2、PO1、PO2、P1、P2、P4引脚悬空，P引脚接运算放大器U1的第6引脚，P3引脚接接运算放大器U1的第7引脚；
所述0.9阶积分电路模块U7的PI1、PI2、PO1、PO2、P1、P2、P4引脚悬空，P引脚接运算放大器U2的第9引脚，P3引脚接接运算放大器U2的第8引脚；
电路中电阻R1＝R9＝5kΩ，R2＝98kΩ，R3＝R4＝R7＝R8＝10kΩ，R6＝82.5kΩ，R5＝R10＝71.5kΩ，R11＝1kΩ。
当然，上述说明并非对本发明的限制，本发明也不仅限于上述举例，本技术领域的普通技术人员在本发明的实质范围内所做出的变化、改型、添加或替换，也属于本发明的保护范围。

Claims (4)

  1. 一种链式分数阶积分电路模块，其特征是在于：电阻Rx与电容Cx并联，形成第一部分，电阻Ry与电容Cy并联，形成第二部分，电阻Rz与电容Cz并联，形成第三部分，电阻Rw与电容Cw并联，形成第四部分，级联输入引脚PI1、PI2和输出引脚P接第一部分，第一部分接输出引脚P1和第二部分，第二部分接输出引脚P2和第三部分，第三部分接输出引脚P3和第四部分，第四部分接输出引脚P4和级联输出引脚PO1、PO2。
  2. 根据权利要求1所述一种链式分数阶积分电路模块，其特征在于：所述电阻Rx由电位器Rx1和电阻Rx2、Rx3、Rx4、Rx5串联组成，所述电容Cx由电容Cx1、Cx2、Cx3、Cx4并联组成；所述电阻Ry由电位器Ry1和电阻Ry2、Ry3、Ry4、Ry5串联组成，所述电容Cy由电容Cy1、Cy2、Cy3、Cy4，并联组成；所述电阻Rz由电位器Rz1和电阻Rz2、Rz3、Rz4、Rz5串联组成，所述电容Cz由电容Cz1、Cz2、Cz3、Cz4并联组成；所述电阻Rw由电位器Rw1和电阻Rw2、Rw3、Rw4、Rw5串联组成，所述电容Cw由电容Cw1、Cw2、Cw3、Cw4并联组成。
  3. 根据权利要求1所述一种链式分数阶积分电路模块，所述0.9阶积分电路模块，根据权利要求1、2，其特征在于：所述级联输入引脚PI1、PI2悬空，所述输出引脚P1、P2、P4悬空，所述级联输出引脚PO1、PO2悬空，所述电阻Rx＝62.84M，所述电位器Rx1＝22M，所述电阻Rx2＝10M、Rx3＝10M、Rx4＝10M、Rx5＝10M，所述电容Cx＝1.232uF，所述电容Cx1＝1uF、Cx2＝100nF、Cx3＝100nF、Cx4＝33nF；所述电阻Ry＝0.25M，所述电位器Ry1＝51K，所述电阻Ry2＝200K、Ry3＝0K、Ry4＝0K、Ry5＝0K，所述电容Cy＝1.840uF，所述电容Cy1＝1uF、Cy2＝470nF、Cy3＝330nF、Cy4＝47nF；所述电阻Rz＝0.0025M，所述电位器Rz1＝0.51K和所述电阻Rz2＝2K、Rz3＝0K、Rz4＝0K、Rz5＝0K，所述电容Cz＝1.1uF，所述电容Cz1＝1uF、Cz2＝100nF、Cz3悬空、Cz4悬空；所述电阻Rw，所述电位器Rw1和所述电阻Rw2、Rw3、Rw4、Rw5，所述电容Cw和所述电容Cw1、Cw2、Cw3、Cw4，均悬空。
  4. 基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路，其特征在于：
    (1)Zhou混沌系统i为：
    Figure PCTCN2015000385-appb-100001
    (2)0.9阶Zhou混沌系统ii为：
    Figure PCTCN2015000385-appb-100002
    (3)根据0.9阶Zhou混沌系统ii构造模拟电路，利用运算放大器U1、运算放大器U2及电阻和0.9阶积分电路模块U5、0.9阶积分电路模块U6、0.9阶积分电路模块U7构成反相加法器和反相0.9阶积分器，利用乘法器U3和乘法器U4实现乘法运算，所述运算放大器U1和运算放大器U2采用LF347N，所述乘法器U3和乘法器U4采用AD633JN；
    所述运算放大器U1连接运算放大器U2、乘法器U3、乘法器U4和0.9阶积分电路模块U5、0.9阶积分电路模块U6，所述运算放大器U2连接乘法器U3、乘法器U4和0.9阶积分电路模块U7，所述乘法器U3连接运算放大器U1，所述乘法器U4连接运算放大器U2；
    所述运算放大器U1的第1引脚通过电阻R8与U1的第6引脚相接，第2引脚通过电阻R7与U1第1引脚相接，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第6引脚接0.9阶积分电路模块U6的P引脚，第7引脚接输出y，通过电阻R5与第9引脚相接，接0.9阶积分电路模块U6的P3引脚，接乘法器U3的第1引脚，接乘法器U4的第1引脚，第8引脚接输出x，通过电阻R2与第13引脚相接，通过电阻R6与第2引脚相接，接乘法器U4的第3引脚，接0.9阶积分电路模块U5的P3引脚，第9引脚接0.9阶积分电路模块U5的P引脚，第13引脚通过电阻R3与第14引脚相接，第14引脚通过电阻R4与第9引脚相接；
    所述运算放大器U2的第1、2、6、7、13、14引脚悬空，第3、5、10、12引脚接地，第4引脚接VCC，第11引脚接VEE，第8引脚输出z，通过电阻R10与U2的第9引脚相接，接乘法器U3的第3引脚，接接0.9阶积分电路模块U7的P3引脚，第9引脚接0.9阶积分电路模块U7的P引脚；
    所述乘法器U3的第1引脚接U1的第7脚，第3引脚接U2的第8引脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R1接U1第13引脚，通过电阻R9接U1第6引脚，第8引脚接VCC；
    所述乘法器U4的第1引脚接U1的第7脚，第3引脚接U1的第8脚，第2、4、6引脚均接地，第5引脚接VEE，第7引脚通过电阻R11接U2第9引脚，第8引脚接VCC；
    所述0.9阶积分电路模块U5的PI1、PI2、PO1、PO2、P1、P2、P4引脚悬空，P引脚接运算放大器U1的第9引脚，P3引脚接接运算放大器U1的第8引脚；
    所述0.9阶积分电路模块U6的PI1、PI2、PO1、PO2、P1、P2、P4引脚悬空，P引脚接运算放大器U1的第6引脚，P3引脚接接运算放大器U1的第7引脚；
    所述0.9阶积分电路模块U7的PI1、PI2、PO1、PO2、P1、P2、P4引脚悬空，P引脚接运算放大器U2的第9引脚，P3引脚接接运算放大器U2的第8引脚；
PCT/CN2015/000385 2014-09-19 2015-06-05 基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路 WO2016041293A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410483134.3 2014-09-19
CN201410483134.3A CN104202151B (zh) 2014-09-19 2014-09-19 基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路

Publications (1)

Publication Number Publication Date
WO2016041293A1 true WO2016041293A1 (zh) 2016-03-24

Family

ID=52087381

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/000385 WO2016041293A1 (zh) 2014-09-19 2015-06-05 基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路

Country Status (2)

Country Link
CN (1) CN104202151B (zh)
WO (1) WO2016041293A1 (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104283672B (zh) * 2014-09-19 2015-09-02 山东省滨州公路工程监理处 基于链式分数阶积分电路模块的0.8阶Cang混沌系统电路实现
CN104202151B (zh) * 2014-09-19 2015-09-09 国家电网公司 基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路
CN104270241A (zh) * 2014-09-19 2015-01-07 胡春华 基于链式分数阶积分电路模块的0.3 阶Lü混沌系统电路实现
CN104202150B (zh) * 2014-09-19 2015-09-23 国网冀北电力有限公司信息通信分公司 基于链式分数阶积分电路模块的0.2阶Chen混沌系统电路
CN104184577B (zh) * 2014-09-19 2015-11-18 国网山东省电力公司济宁供电公司 一种链式0.7阶分数阶积分电路装置
CN104202149A (zh) * 2014-09-19 2014-12-10 韩敬伟 基于链式分数阶积分电路模块的0.6阶Qi混沌系统电路实现
CN105141410A (zh) * 2015-08-19 2015-12-09 王春梅 一种0.9阶混合型与链式分数阶积分切换方法及电路
CN105007153A (zh) * 2015-08-19 2015-10-28 李敏 一种0.1阶混合型与t型分数阶积分切换方法及电路
CN105049183A (zh) * 2015-08-19 2015-11-11 王宏国 一种0.9阶链式与t型分数阶积分切换方法及电路

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0453040A1 (fr) * 1990-04-19 1991-10-23 Philips Composants Amplificateur de puissance notamment pour signaux carres
CN102903282A (zh) * 2012-10-26 2013-01-30 玉林师范学院 整数阶分数阶多功能混沌实验仪
CN203813801U (zh) * 2014-03-17 2014-09-03 滨州学院 一种分数阶次不同的含xy的Liu混沌切换系统电路
CN104184577A (zh) * 2014-09-19 2014-12-03 胡春华 基于链式分数阶积分电路模块的0.7阶Zhang混沌系统电路实现
CN104202151A (zh) * 2014-09-19 2014-12-10 王晓红 基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路
CN104202150A (zh) * 2014-09-19 2014-12-10 韩敬伟 基于链式分数阶积分电路模块的0.2阶Chen混沌系统电路
CN104202152A (zh) * 2014-09-19 2014-12-10 王春梅 基于链式分数阶积分电路模块的0.4 阶Liu混沌系统电路实现
CN104202154A (zh) * 2014-09-19 2014-12-10 王忠林 基于链式分数阶积分电路模块的0.5 阶Lorenz混沌系统电路实现
CN104202153A (zh) * 2014-09-19 2014-12-10 王忠林 基于链式分数阶积分电路模块的0.1阶Muthuswamy-Chua混沌系统电路
CN104202149A (zh) * 2014-09-19 2014-12-10 韩敬伟 基于链式分数阶积分电路模块的0.6阶Qi混沌系统电路实现
CN104270241A (zh) * 2014-09-19 2015-01-07 胡春华 基于链式分数阶积分电路模块的0.3 阶Lü混沌系统电路实现
CN104283672A (zh) * 2014-09-19 2015-01-14 李敏 基于链式分数阶积分电路模块的0.8 阶Cang混沌系统电路实现

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060267595A1 (en) * 2005-03-11 2006-11-30 Wavelength Electronics, Inc. Electrical component with fractional order impedance
CN102970130B (zh) * 2012-11-19 2015-02-18 合肥工业大学 一种新分数阶混沌电路
CN103368723B (zh) * 2013-07-03 2017-02-15 淄博职业学院 分数阶四个系统自动切换混沌系统方法及模拟电路
CN103780373A (zh) * 2014-02-22 2014-05-07 滨州学院 一种分数阶次不同的经典chen混沌切换系统方法及电路

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0453040A1 (fr) * 1990-04-19 1991-10-23 Philips Composants Amplificateur de puissance notamment pour signaux carres
CN102903282A (zh) * 2012-10-26 2013-01-30 玉林师范学院 整数阶分数阶多功能混沌实验仪
CN203813801U (zh) * 2014-03-17 2014-09-03 滨州学院 一种分数阶次不同的含xy的Liu混沌切换系统电路
CN104184577A (zh) * 2014-09-19 2014-12-03 胡春华 基于链式分数阶积分电路模块的0.7阶Zhang混沌系统电路实现
CN104202151A (zh) * 2014-09-19 2014-12-10 王晓红 基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路
CN104202150A (zh) * 2014-09-19 2014-12-10 韩敬伟 基于链式分数阶积分电路模块的0.2阶Chen混沌系统电路
CN104202152A (zh) * 2014-09-19 2014-12-10 王春梅 基于链式分数阶积分电路模块的0.4 阶Liu混沌系统电路实现
CN104202154A (zh) * 2014-09-19 2014-12-10 王忠林 基于链式分数阶积分电路模块的0.5 阶Lorenz混沌系统电路实现
CN104202153A (zh) * 2014-09-19 2014-12-10 王忠林 基于链式分数阶积分电路模块的0.1阶Muthuswamy-Chua混沌系统电路
CN104202149A (zh) * 2014-09-19 2014-12-10 韩敬伟 基于链式分数阶积分电路模块的0.6阶Qi混沌系统电路实现
CN104270241A (zh) * 2014-09-19 2015-01-07 胡春华 基于链式分数阶积分电路模块的0.3 阶Lü混沌系统电路实现
CN104283672A (zh) * 2014-09-19 2015-01-14 李敏 基于链式分数阶积分电路模块的0.8 阶Cang混沌系统电路实现

Also Published As

Publication number Publication date
CN104202151B (zh) 2015-09-09
CN104202151A (zh) 2014-12-10

Similar Documents

Publication Publication Date Title
WO2016041293A1 (zh) 基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路
WO2016041297A1 (zh) 基于链式分数阶积分电路模块的0.4阶Liu混沌系统电路实现
WO2016041105A1 (zh) 基于链式分数阶积分电路模块的0.2阶Chen混沌系统电路
WO2016041294A1 (zh) 基于链式分数阶积分电路模块的0.8阶Cang混沌系统电路实现
WO2016041296A1 (zh) 基于链式分数阶积分电路模块的0.6阶Qi混沌系统电路实现
WO2016041295A1 (zh) 基于链式分数阶积分电路模块的0.7阶Zhang混沌系统电路实现
WO2016041104A1 (zh) 基于链式分数阶积分电路模块的0.3阶lu混沌系统电路
WO2016029617A1 (zh) 基于五项最简混沌系统的四维无平衡点超混沌系统及模拟电路
WO2016029618A1 (zh) 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路
CN104202154B (zh) 基于链式分数阶积分电路模块的0.5 阶Lorenz混沌系统电路
WO2016029619A1 (zh) 基于Rikitake系统的无平衡点四维超混沌系统及模拟电路
CN104202153A (zh) 基于链式分数阶积分电路模块的0.1阶Muthuswamy-Chua混沌系统电路
WO2016187739A1 (zh) 一种反馈不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路
CN104468087A (zh) 基于T型分数阶积分电路模块的0.2阶Lorenz型混沌系统电路
CN104410401A (zh) 基于混合型分数阶积分电路模块的0.1阶含x方的Lorenz混沌系统电路
WO2016187741A1 (zh) 一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路
CN105553642B (zh) 基于T型分数阶积分电路模块的0.6阶含xy的Liu混沌系统电路
WO2016033917A1 (zh) 一种通用混沌系统的电路设计
CN104506302A (zh) 基于T型分数阶积分电路模块的0.9阶含y方Lü混沌系统电路实现
Wilson Volume of n-dimensional ellipsoid
CN104468075B (zh) 0.3阶混合型分数阶积分电路模块和基于其的含x方Lü混沌系统电路实现
CN104468086A (zh) 基于T型分数阶积分电路模块的0.3阶含y方Lorenz型混沌系统电路
CN104378099A (zh) 基于混合型分数阶积分电路模块的0.5阶含y方Chen混沌系统电路实现
CN103164186A (zh) 一种解决除以零情况的时变倒数计算方法
Tyrala The generalization of the Lagrange functional equation

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15841712

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15841712

Country of ref document: EP

Kind code of ref document: A1