WO2016187741A1 - 一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路 - Google Patents

一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路 Download PDF

Info

Publication number
WO2016187741A1
WO2016187741A1 PCT/CN2015/000574 CN2015000574W WO2016187741A1 WO 2016187741 A1 WO2016187741 A1 WO 2016187741A1 CN 2015000574 W CN2015000574 W CN 2015000574W WO 2016187741 A1 WO2016187741 A1 WO 2016187741A1
Authority
WO
WIPO (PCT)
Prior art keywords
pin
operational amplifier
resistor
selector
multiplier
Prior art date
Application number
PCT/CN2015/000574
Other languages
English (en)
French (fr)
Inventor
李敏
Original Assignee
李敏
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 李敏 filed Critical 李敏
Publication of WO2016187741A1 publication Critical patent/WO2016187741A1/zh

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/001Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits

Definitions

  • the invention relates to a chaotic system and a circuit, in particular to a method and a circuit for constructing a Lorenz type hyperchaotic system with different variables for facilitating ultimate boundary estimation.
  • the boundary estimation of hyperchaotic systems is of great significance in the application of chaos control and synchronization.
  • the method of constructing four-dimensional hyperchaos is based on the three-dimensional chaotic system, adding one-dimensional four-dimensional hyperchaotic systems.
  • the hyperchaotic system is not easy to perform ultimate boundary estimation.
  • the hyperchaotic system that can perform ultimate boundary estimation has the characteristic that the characteristic elements of the main diagonal of the Jacobian matrix are all negative, and the hyperchaotic system constructed by the present invention has ya The characteristic elements of the main diagonal of the comparable matrix are all negative, and the ultimate boundary estimation can be performed. This has important application prospects for the control and synchronization of hyperchaos.
  • a method for constructing a Lorenz type hyperchaotic system with different variables for facilitating ultimate boundary estimation characterized in that it comprises the following steps:
  • x, y, and z are state variables, and a, b, c, and d are system parameters;
  • w 1 is a state variable and k, r are system parameters
  • x, y, z, w are state variables
  • f(x) is a switching function
  • the addition and integration operations are realized by the operational amplifier U1, the operational amplifier U2 and the resistors and capacitors, and the inversion operation is realized by the operational amplifier U3 and the resistor, and the multiplier U4 and the multiplier U5 are implemented in the system.
  • the multiplication operation, the operational amplifier U6 and the selector U7 implement a switching function operation, the operational amplifiers U1, U2, U3 and U6 adopt LF347BN, the multipliers U4 and U5 adopt AD633JN, and the selector U7 adopts ADG409;
  • the operational amplifier U1 is connected to an operational amplifier U3, an operational amplifier U6, and a multiplier U5.
  • the operational amplifier U2 is connected to a multiplier U4, an operational amplifier U1, and an operational amplifier U3.
  • the operational amplifier U3 is connected to an operational amplifier U1 and an operational amplifier U2.
  • An operational amplifier U6, a selector U7, and a multiplier U4, the multiplier U4 is connected to an operational amplifier U1, the multiplier U5 is connected to an operational amplifier U2; the operational amplifier U6 is connected to a selector U7, and the selector U7 is connected to an operational amplifier U2;
  • the first pin of the operational amplifier U1 is connected to the sixth pin of the operational amplifier U1 via the resistor R2, and the second pin of the operational amplifier U1 is connected to the first pin of the operational amplifier U1 via the resistor Ry.
  • the third pin, the fifth pin, the tenth pin, and the twelfth pin of U1 are grounded, the fourth pin of the operational amplifier U1 is connected to VCC, the eleventh pin of the operational amplifier U1 is connected to VEE, and the operational amplifier U1 is The 6-pin is connected to the 7th pin of the operational amplifier U1 through the capacitor Cy.
  • the 7th pin of the operational amplifier U1 is connected to the 13th pin of the operational amplifier U1 through the resistor Rx2, and the 7th pin of the operational amplifier U1 is connected.
  • the first pin of the multiplier U5 is connected, the seventh pin of the operational amplifier U1 is connected to the sixth pin of the operational amplifier U3 through the resistor R7, and the seventh pin of the operational amplifier U1 is connected to the output y, and the operational amplifier U1 is The 8th pin is connected to the 9th pin of the operational amplifier U1 through the capacitor Cx.
  • the 8th pin of the operational amplifier U1 is connected to the 2nd pin of the operational amplifier U1 through the resistor Ry1, and the 8th pin of the operational amplifier U1.
  • the first pin of the operational amplifier U2 is connected to the sixth pin of the operational amplifier U2 via the resistor R4, and the second pin of the operational amplifier U2 is connected to the first pin of the operational amplifier U2 via the resistor Rw.
  • the 3rd pin, the 5th pin, the 10th pin, and the 12th pin of U2 are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the 6th pin of the operational amplifier U2 is connected to the capacitor Cw.
  • the 7th pin of the amplifier U2 is connected, the 7th pin of the operational amplifier U2 is connected to the 13th pin of the operational amplifier U1 through the resistor Rx3, and the 7th pin of the operational amplifier U2 is passed through the resistor R11 and the operational amplifier U3.
  • the first pin of the operational amplifier U3 is connected to the 13th pin of the operational amplifier U1 via the resistor Rx1, and the first pin of the operational amplifier U3 is connected to the fourth pin of the selector U7, and the operational amplifier U3 is connected.
  • the 1 pin is connected to the first pin of the multiplier U4, and the second pin of the operational amplifier U3 is connected to the first pin of the operational amplifier U3 via the resistor R6, and the third and fifth leads of the operational amplifier U3.
  • the 10th pin and the 12th pin are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the 6th pin of the operational amplifier U3 is connected to the 7th pin of the operational amplifier U3 through the resistor R8.
  • the seventh pin of the operational amplifier U3 is connected to the second pin of the operational amplifier U1 through the resistor Ry2.
  • the seventh pin of the amplifier U3 is connected to the fifth pin of the selector U7, and the eighth pin of the operational amplifier U3 is connected to the ninth pin of the operational amplifier U3 via the resistor R10, and the eighth lead of the operational amplifier U3.
  • the pin is connected to the 13th pin of the operational amplifier U2 through the resistor Rz2, the 13th pin of the operational amplifier U3 is connected to the 14th pin of the operational amplifier U3 through the resistor R12, and the 14th pin of the operational amplifier U3 is passed through the resistor Rw2. Connected to the second pin of the operational amplifier U2;
  • the second pin, the fourth pin, and the sixth pin of the multiplier U4 are grounded, the fifth pin is connected to VEE, and the seventh pin is connected to the second pin of the operational amplifier U1 through the resistor Ry3, and the eighth pin Foot connected to VCC;
  • the second pin, the fourth pin, and the sixth pin of the multiplier U5 are grounded, the fifth pin is connected to VEE, and the seventh pin is connected to the 13th pin and the eighth pin of the operational amplifier U2 through the resistor Rz1. Connected to VCC;
  • the first pin of the operational amplifier U6 is connected to the first pin of the selector U7 via the resistor R13, and the first pin of the operational amplifier U6 is connected to the ground through the resistor R13 and the resistor R14, and the third of the operational amplifier U6.
  • Pin, 5th pin, 10th pin, 12th pin are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the operational amplifier U6 is 6th, 7th, and 8th.
  • the 9th pin, the 12th pin, the 13th pin, and the 14th pin are left floating.
  • the pin is connected to the second pin of the operational amplifier U2 through the resistor Rw1, and the sixth, seventh, ninth, tenth, eleventh, and twelfth pins of the selector U7.
  • the 13th pin is left floating.
  • a Lorenz-type hyperchaotic system circuit with different variables for the ultimate boundary estimation. It is characterized in that the operational amplifier U1, the operational amplifier U2, the resistors and capacitors are used for addition and integration operations, and the operational amplifier U3 and the resistor are used to achieve the inversion. Operation, multiplier U4 and multiplier U5 implement multiplication in the system, operational amplifier U6 and selector U7 implement switching function operations, the operational amplifier U1 is connected to operational amplifiers U3 and U6, connected to multipliers U4 and U5, and connected to the selector U7, the operational amplifiers U1, U2, U3 and U6 adopt LF347BN, the multipliers U4 and U5 adopt AD633JN, and the selector U7 adopts ADG409;
  • the operational amplifier U1 is connected to an operational amplifier U3, an operational amplifier U6, and a multiplier U5.
  • the operational amplifier U2 is connected to a multiplier U4, an operational amplifier U1, and an operational amplifier U3.
  • the operational amplifier U3 is connected to an operational amplifier U1 and an operational amplifier U2.
  • An operational amplifier U6, a selector U7, and a multiplier U4, the multiplier U4 is connected to an operational amplifier U1, the multiplier U5 is connected to an operational amplifier U2; the operational amplifier U6 is connected to a selector U7, and the selector U7 is connected to an operational amplifier U2;
  • the first pin of the operational amplifier U1 is connected to the sixth pin of the operational amplifier U1 via the resistor R2, and the second pin of the operational amplifier U1 is connected to the first pin of the operational amplifier U1 via the resistor Ry. 3rd of U1
  • the pin, the 5th pin, the 10th pin, and the 12th pin are grounded.
  • the 4th pin of the operational amplifier U1 is connected to VCC
  • the 11th pin of the operational amplifier U1 is connected to VEE
  • the 6th pin of the operational amplifier U1 is passed.
  • the capacitor Cy is connected to the 7th pin of the operational amplifier U1, and the 7th pin of the operational amplifier U1 is connected to the 13th pin of the operational amplifier U1 through the resistor Rx2, and the 7th pin of the operational amplifier U1 and the multiplier U5
  • the 1st pin is connected, the 7th pin of the operational amplifier U1 is connected to the 6th pin of the operational amplifier U3 through the resistor R7, the 7th pin of the operational amplifier U1 is connected to the output y, and the 8th pin of the operational amplifier U1
  • the capacitor C1 is connected to the ninth pin of the operational amplifier U1.
  • the eighth pin of the operational amplifier U1 is connected to the second pin of the operational amplifier U1 via the resistor Ry1, and the eighth pin of the operational amplifier U1 is connected to the resistor R5 through the resistor R5.
  • the second pin of the operational amplifier U3 is connected, the eighth pin of the operational amplifier U1 is connected to the third pin of the multiplier U5, and the eighth pin of the operational amplifier U1 is connected to the second pin of the operational amplifier U6.
  • the 8th pin of the operational amplifier U1 is connected to the output x, and the 13th pin of the operational amplifier U1 passes through the resistor Rx and the operation.
  • the first contact pin 14 of amplifier U1, the operational amplifier U1 pin 14 through a first resistor R1 and the pin 9 of the operational amplifier U1 is in contact;
  • the first pin of the operational amplifier U2 is connected to the sixth pin of the operational amplifier U2 via the resistor R4, and the second pin of the operational amplifier U2 is connected to the first pin of the operational amplifier U2 via the resistor Rw.
  • the 3rd pin, the 5th pin, the 10th pin, and the 12th pin of U2 are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the 6th pin of the operational amplifier U2 is connected to the capacitor Cw.
  • the 7th pin of the amplifier U2 is connected, the 7th pin of the operational amplifier U2 is connected to the 13th pin of the operational amplifier U1 through the resistor Rx3, and the 7th pin of the operational amplifier U2 is passed through the resistor R11 and the operational amplifier U3.
  • the first pin of the operational amplifier U3 is connected to the 13th pin of the operational amplifier U1 via the resistor Rx1, and the first pin of the operational amplifier U3 is connected to the fourth pin of the selector U7, and the operational amplifier U3 is connected.
  • the 1 pin is connected to the first pin of the multiplier U4, and the second pin of the operational amplifier U3 is connected to the first pin of the operational amplifier U3 via the resistor R6, and the third and fifth leads of the operational amplifier U3.
  • the 10th pin and the 12th pin are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the 6th pin of the operational amplifier U3 is connected to the 7th pin of the operational amplifier U3 through the resistor R8.
  • the seventh pin of the operational amplifier U3 is connected to the second pin of the operational amplifier U1 via the resistor Ry2, the seventh pin of the operational amplifier U3 is connected to the fifth pin of the selector U7, and the eighth pin of the operational amplifier U3 is connected.
  • the pin is connected to the ninth pin of the operational amplifier U3 through the resistor R10, and the eighth pin of the operational amplifier U3 is connected to the operation through the resistor Rz2.
  • the 13th pin of the amplifier U2 is connected, the 13th pin of the operational amplifier U3 is connected to the 14th pin of the operational amplifier U3 through the resistor R12, and the 14th pin of the operational amplifier U3 is connected to the operational amplifier U2 through the resistor Rw2 2 pins are connected;
  • the second pin, the fourth pin, and the sixth pin of the multiplier U4 are grounded, the fifth pin is connected to VEE, and the seventh pin is connected to the second pin of the operational amplifier U1 through the resistor Ry3, and the eighth pin Foot connected to VCC;
  • the second pin, the fourth pin, and the sixth pin of the multiplier U5 are grounded, the fifth pin is connected to VEE, and the seventh pin is connected to the 13th pin and the eighth pin of the operational amplifier U2 through the resistor Rz1. Connected to VCC;
  • the first pin of the operational amplifier U6 is connected to the first pin of the selector U7 via the resistor R13, and the first pin of the operational amplifier U6 is connected to the ground through the resistor R13 and the resistor R14, and the third of the operational amplifier U6.
  • Pin, 5th pin, 10th pin, 12th pin are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the operational amplifier U6 is 6th, 7th, and 8th.
  • the 9th pin, the 12th pin, the 13th pin, and the 14th pin are left floating.
  • the Lorenz type hyperchaotic system construction method with different variables for the ultimate boundary estimation is designed and an analog circuit is designed to realize the chaotic system, which is the synchronization and control of chaos.
  • a new hyperchaotic system signal source is provided.
  • FIG. 1 is a schematic diagram of a circuit connection structure according to a preferred embodiment of the present invention.
  • FIG. 3 is a diagram showing the actual connection of the circuit of the operational amplifier U3.
  • FIG. 5 is a circuit actual connection diagram of the selector U7 and the operational amplifier U6.
  • a method for constructing a Lorenz type hyperchaotic system with different variables for facilitating ultimate boundary estimation characterized in that it comprises the following steps:
  • x, y, and z are state variables, and a, b, c, and d are system parameters;
  • w 1 is a state variable and k, r are system parameters
  • x, y, z, w are state variables
  • f(x) is a switching function
  • the addition and integration operations are realized by the operational amplifier U1, the operational amplifier U2, the resistors and capacitors, the inverting operation is realized by the operational amplifier U3 and the resistor, and the multiplication by the multiplier U4 and the multiplier U5 is realized.
  • the operational amplifier U6 and the selector U7 implement a switching function operation, the operational amplifiers U1, U2, U3 and U6 adopt LF347BN, the multipliers U4 and U5 adopt AD633JN, and the selector U7 adopts ADG409;
  • the operational amplifier U1 is connected to an operational amplifier U3, an operational amplifier U6, and a multiplier U5.
  • the operational amplifier U2 is connected to a multiplier U4, an operational amplifier U1, and an operational amplifier U3.
  • the operational amplifier U3 is connected to an operational amplifier U1 and an operational amplifier U2.
  • An operational amplifier U6, a selector U7, and a multiplier U4, the multiplier U4 is connected to an operational amplifier U1, the multiplier U5 is connected to an operational amplifier U2; the operational amplifier U6 is connected to a selector U7, and the selector U7 is connected to an operational amplifier U2;
  • the first pin of the operational amplifier U1 is connected to the sixth pin of the operational amplifier U1 via the resistor R2, and the second pin of the operational amplifier U1 is connected to the first pin of the operational amplifier U1 via the resistor Ry.
  • the third pin, the fifth pin, the tenth pin, and the twelfth pin of U1 are grounded, the fourth pin of the operational amplifier U1 is connected to VCC, the eleventh pin of the operational amplifier U1 is connected to VEE, and the operational amplifier U1 is The 6-pin is connected to the 7th pin of the operational amplifier U1 through the capacitor Cy.
  • the 7th pin of the operational amplifier U1 is connected to the 13th pin of the operational amplifier U1 through the resistor Rx2, and the 7th pin of the operational amplifier U1 is connected.
  • the first pin of the multiplier U5 is connected, the seventh pin of the operational amplifier U1 is connected to the sixth pin of the operational amplifier U3 through the resistor R7, and the seventh pin of the operational amplifier U1 is connected to the output y, and the operational amplifier U1 is The 8th pin is connected to the 9th pin of the operational amplifier U1 through the capacitor Cx.
  • the 8th pin of the operational amplifier U1 is connected to the 2nd pin of the operational amplifier U1 through the resistor Ry1, and the 8th pin of the operational amplifier U1.
  • the first pin of the operational amplifier U2 is connected to the sixth pin of the operational amplifier U2 via the resistor R4, and the second pin of the operational amplifier U2 is connected to the first pin of the operational amplifier U2 via the resistor Rw.
  • the 3rd pin, the 5th pin, the 10th pin, and the 12th pin of U2 are grounded, the 4th pin is connected to VCC, and the 11th pin is connected to VEE.
  • the sixth pin of the amplifier U2 is connected to the seventh pin of the operational amplifier U2 through the capacitor Cw, and the seventh pin of the operational amplifier U2 is connected to the thirteenth pin of the operational amplifier U1 through the resistor Rx3, and the operational amplifier U2 is connected.
  • the 7th pin is connected to the 13th pin of the operational amplifier U3 through the resistor R11, the 7th pin of the operational amplifier U2 is connected to the output w, and the 8th pin of the operational amplifier U2 is passed through the capacitor Cz and the ninth lead of the operational amplifier U2.
  • the pin is connected, the eighth pin of the operational amplifier U2 is connected to the third pin of the multiplier U4, and the eighth pin of the operational amplifier U2 is connected to the ninth pin of the operational amplifier U3 via the resistor R9, and the operational amplifier U2
  • the 8th pin is connected to the output z.
  • the 13th pin of the operational amplifier U2 is connected to the 14th pin of the operational amplifier U2 through the resistor Rz.
  • the 14th pin of the operational amplifier U2 passes through the resistor R3 and the ninth of the operational amplifier U2. Pin connected;
  • the first pin of the operational amplifier U3 is connected to the 13th pin of the operational amplifier U1 via the resistor Rx1, and the first pin of the operational amplifier U3 is connected to the fourth pin of the selector U7, and the operational amplifier U3 is connected.
  • the 1 pin is connected to the first pin of the multiplier U4, and the second pin of the operational amplifier U3 is connected to the first pin of the operational amplifier U3 via the resistor R6, and the third and fifth leads of the operational amplifier U3.
  • the 10th pin and the 12th pin are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the 6th pin of the operational amplifier U3 is connected to the 7th pin of the operational amplifier U3 through the resistor R8.
  • the seventh pin of the operational amplifier U3 is connected to the second pin of the operational amplifier U1 via the resistor Ry2, the seventh pin of the operational amplifier U3 is connected to the fifth pin of the selector U7, and the eighth pin of the operational amplifier U3 is connected.
  • the pin is connected to the 9th pin of the operational amplifier U3 through the resistor R10.
  • the 8th pin of the operational amplifier U3 is connected to the 13th pin of the operational amplifier U2 through the resistor Rz2, and the 13th pin of the operational amplifier U3 is passed through the resistor R12.
  • pin 14 of op amp U3 the 14th pin of op amp U3 passes through resistor Rw2 and op amp U2
  • the second pin is connected;
  • the second pin, the fourth pin, and the sixth pin of the multiplier U4 are grounded, the fifth pin is connected to VEE, and the seventh pin is connected to the second pin of the operational amplifier U1 through the resistor Ry3, and the eighth pin Foot connected to VCC;
  • the second pin, the fourth pin, and the sixth pin of the multiplier U5 are grounded, the fifth pin is connected to VEE, and the seventh pin is connected to the 13th pin and the eighth pin of the operational amplifier U2 through the resistor Rz1. Connected to VCC;
  • the first pin of the operational amplifier U6 is connected to the first pin of the selector U7 via the resistor R13, and the first pin of the operational amplifier U6 is connected to the ground through the resistor R13 and the resistor R14, and the third of the operational amplifier U6.
  • Pin, 5th pin, 10th pin, 12th pin are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the operational amplifier U6 is 6th, 7th, and 8th.
  • the 9th pin, the 12th pin, the 13th pin, and the 14th pin are left floating.
  • the pin is connected to the second pin of the operational amplifier U2 through the resistor Rw1, and the sixth pin, the seventh pin, the ninth pin, the tenth pin, the eleventh pin of the selector U7
  • the pin, the 12th pin, and the 13th pin are left floating.
  • a Lorenz-type hyperchaotic system circuit with different variables for the ultimate boundary estimation. It is characterized in that the operational amplifier U1, the operational amplifier U2, the resistors and capacitors are used for addition and integration operations, and the operational amplifier U3 and the resistor are used to achieve the inversion. Operation, multiplier U4 and multiplier U5 implement multiplication in the system, operational amplifier U6 and selector U7 implement switching function operations, the operational amplifier U1 is connected to operational amplifiers U3 and U6, connected to multipliers U4 and U5, and connected to the selector U7, the operational amplifiers U1, U2, U3 and U6 adopt LF347BN, the multipliers U4 and U5 adopt AD633JN, and the selector U7 adopts ADG409;
  • the first pin of the operational amplifier U1 is connected to the sixth pin of the operational amplifier U1 via the resistor R2, and the second pin of the operational amplifier U1 is connected to the first pin of the operational amplifier U1 via the resistor Ry.
  • the third pin, the fifth pin, the tenth pin, and the twelfth pin of U1 are grounded, the fourth pin of the operational amplifier U1 is connected to VCC, the eleventh pin of the operational amplifier U1 is connected to VEE, and the operational amplifier U1 is The 6-pin is connected to the 7th pin of the operational amplifier U1 through the capacitor Cy.
  • the 7th pin of the operational amplifier U1 is connected to the 13th pin of the operational amplifier U1 through the resistor Rx2, and the 7th pin of the operational amplifier U1 is connected.
  • the first pin of the multiplier U5 is connected, the seventh pin of the operational amplifier U1 is connected to the sixth pin of the operational amplifier U3 through the resistor R7, and the seventh pin of the operational amplifier U1 is connected to the output y, and the operational amplifier U1 is The 8th pin is connected to the 9th pin of the operational amplifier U1 through the capacitor Cx.
  • the 8th pin of the operational amplifier U1 is connected to the 2nd pin of the operational amplifier U1 through the resistor Ry1, and the 8th pin of the operational amplifier U1.
  • the first pin of the operational amplifier U2 is connected to the sixth pin of the operational amplifier U2 via the resistor R4, and the second pin of the operational amplifier U2 is connected to the first pin of the operational amplifier U2 via the resistor Rw.
  • the 3rd pin, the 5th pin, the 10th pin, and the 12th pin of U2 are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the 6th pin of the operational amplifier U2 is connected to the capacitor Cw.
  • the 7th pin of the amplifier U2 is connected, the 7th pin of the operational amplifier U2 is connected to the 13th pin of the operational amplifier U1 through the resistor Rx3, and the 7th pin of the operational amplifier U2 is passed.
  • the resistor R11 is connected to the 13th pin of the operational amplifier U3, the 7th pin of the operational amplifier U2 is connected to the output w, and the 8th pin of the operational amplifier U2 is connected to the 9th pin of the operational amplifier U2 via the capacitor Cz, and the operation is performed.
  • the 8th pin of amplifier U2 is connected to the 3rd pin of multiplier U4, the 8th pin of operational amplifier U2 is connected to the 9th pin of operational amplifier U3 through resistor R9, and the 8th pin of operational amplifier U2 Connected to the output z, the 13th pin of the operational amplifier U2 is connected to the 14th pin of the operational amplifier U2 through the resistor Rz, and the 14th pin of the operational amplifier U2 is connected to the 9th pin of the operational amplifier U2 through the resistor R3;
  • the first pin of the operational amplifier U3 is connected to the 13th pin of the operational amplifier U1 via the resistor Rx1, and the first pin of the operational amplifier U3 is connected to the fourth pin of the selector U7, and the operational amplifier U3 is connected.
  • the 1 pin is connected to the first pin of the multiplier U4, and the second pin of the operational amplifier U3 is connected to the first pin of the operational amplifier U3 via the resistor R6, and the third and fifth leads of the operational amplifier U3.
  • the 10th pin and the 12th pin are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the 6th pin of the operational amplifier U3 is connected to the 7th pin of the operational amplifier U3 through the resistor R8.
  • the seventh pin of the operational amplifier U3 is connected to the second pin of the operational amplifier U1 via the resistor Ry2, the seventh pin of the operational amplifier U3 is connected to the fifth pin of the selector U7, and the eighth pin of the operational amplifier U3 is connected.
  • the pin is connected to the 9th pin of the operational amplifier U3 through the resistor R10.
  • the 8th pin of the operational amplifier U3 is connected to the 13th pin of the operational amplifier U2 through the resistor Rz2, and the 13th pin of the operational amplifier U3 is passed through the resistor R12.
  • pin 14 of op amp U3 the 14th pin of op amp U3 passes through resistor Rw2 and op amp U2
  • the second pin is connected;
  • the second pin, the fourth pin, and the sixth pin of the multiplier U4 are grounded, the fifth pin is connected to VEE, and the seventh pin is connected to the second pin of the operational amplifier U1 through the resistor Ry3, and the eighth pin Foot connected to VCC;
  • the second pin, the fourth pin, and the sixth pin of the multiplier U5 are grounded, the fifth pin is connected to VEE, and the seventh pin is connected to the 13th pin and the eighth pin of the operational amplifier U2 through the resistor Rz1. Connected to VCC;
  • the first pin of the operational amplifier U6 is connected to the first pin of the selector U7 via the resistor R13, and the first pin of the operational amplifier U6 is connected to the ground through the resistor R13 and the resistor R14, and the third of the operational amplifier U6.
  • Pin, 5th pin, 10th pin, 12th pin are grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, and the operational amplifier U6 is 6th, 7th, and 8th.
  • the 9th pin, the 12th pin, the 13th pin, and the 14th pin are left floating.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Measurement And Recording Of Electrical Phenomena And Electrical Characteristics Of The Living Body (AREA)
  • Prostheses (AREA)
  • Measuring Volume Flow (AREA)

Abstract

本发明提供一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路,利用运算放大器U1、运算放大器U2和电阻、电容实现加法和积分运算,利用运算放大器U3和电阻实现反相运算,乘法器U4和乘法器U5实现系统中的乘法运算,所述运算放大器U1连接运算放大器U2、运算放大器U3和乘法器U5,所述运算放大器U2连接运算放大器U3和乘法器U4,所述运算放大器U1、U2和U3采用LF347BN,所述乘法器U4和U5采用AD633JN,本发明在Lorenz型混沌系统的基础上,设计一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路构建方法并设计一个模拟电路进行实现这个混沌系统,为混沌的同步及控制提供了新的超混沌系统信号源。

Description

一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路 技术领域
本发明涉及一种混沌系统及电路,特别涉及一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路。
背景技术
超混沌系统的边界估计在混沌的控制、同步等工程应用方面具有重要的意义,当前,构造四维超混沌的方法主要是在三维混沌系统的基础上,增加一维构成四维超混沌系统,但所构成的超混沌系统不易于进行终极边界估计,可以进行终极边界估计的超混沌系统具有的特征是:雅可比矩阵主对角线的特征元素全部为负值,本发明构造的超混沌系统具有雅可比矩阵主对角线的特征元素全部为负值的特点,可以进行终极边界估计,这对于超混沌的控制、同步等具有重要的工作应用前景。
发明内容
本发明要解决的技术问题是提供一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路:
1.一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法,其特征在于,包括以下步骤:
(1)Lorenz型混沌系统i为:
Figure PCTCN2015000574-appb-000001
式中x,y,z为状态变量,a,b,c,d为系统参数;
(2)在混沌系统i上增加一维变量w1,把变量w1作为一维系统变量,加在Lorenz型混沌系统i的第一方程上,获得一种便于终极边界估计的Lorenz型超混沌系统ii为:
dw1/dt=-kx-rw1 k=5,r=0.1
式中w1为状态变量,k,r为系统参数;
Figure PCTCN2015000574-appb-000002
式中x,y,z,w1为状态变量,参数值a=12,b=23,c=1,d=2.1,k=5,r=0.1;
(3)在混沌系统i上增加一维变量w2,把变量w2作为一维系统变量,加在Lorenz型混沌系统i的第一方程上,获得一种便于终极边界估计的Lorenz型超混沌系统iii为:
dw2/dt=-ky-rw2 k=5,r=0.1
式中w2为状态变量,k,r为系统参数;
Figure PCTCN2015000574-appb-000003
式中x,y,z,w2为状态变量,参数值a=12,b=23,c=1,d=2.1,k=5,r=0.1;
(4)构造一个选择函数iv将w1和w2组成一维切换变量w,把w作为一维系统变量,加在Lorenz型混沌系统i的第一方程上,获得一种便于终极边界估计的Lorenz型超混沌系统v为:
Figure PCTCN2015000574-appb-000004
dw/dt=kf(x)-rw k=5,r=0.1
式中w为状态变量,k,r为系统参数;
Figure PCTCN2015000574-appb-000005
式中x,y,z,w为状态变量,f(x)是切换函数,参数值a=12,b=23,c=1,d=2.1,k=5,r=0.1;
(5)基于系统v构造的电路,利用运算放大器U1、运算放大器U2和电阻、电容实现加法和积分运算,利用运算放大器U3和电阻实现反相运算,乘法器U4和乘法器U5实现系统中的乘法运算,运算放大器U6和选择器U7实现切换函数运算,所述运算放大器U1、U2、U3和U6采用LF347BN,所述乘法器U4和U5采用AD633JN,所述选择器U7采用ADG409;
所述运算放大器U1连接运算放大器U3、运算放大器U6和乘法器U5,所述运算放大器U2连接乘法器U4、运算放大器U1和运算放大器U3,所述运算放大器U3连接运算放大器U1、运算放大器U2、运算放大器U6、选择器U7和乘法器U4,所述乘法器U4连接运算放大器U1,所述乘法器U5连接运算放大器U2;所述运算放大器U6连接选择器U7,所述选择器U7连接运算放大器U2;
所述运算放大器U1的第1引脚通过电阻R2与运算放大器U1的第6引脚相接,运算放大器U1的第2引脚通过电阻Ry与运算放大器U1的第1引脚相接,运算放大器U1的第3引脚、第5引脚、第10引脚、第12引脚接地,运算放大器U1的第4引脚接VCC,运算放大器U1的第11引脚接VEE,运算放大器U1的第6引脚通过电容Cy与运算放大器U1的第7引脚相接,运算放大器U1的第7引脚通过电阻Rx2与运算放大器U1的第13引脚相接,运算放大器U1的第7引脚与乘法器U5的第1引脚相接,运算放大器U1的第7引脚通过电阻R7与运算放大器U3的第6引脚相接,运算放大器U1的第7引脚接输出y,运算放大器U1的第8引脚通过电容Cx与运算放大器U1的第9引脚相接,运算放大器U1的第8引脚通过电阻Ry1与运算放大器U1的第2引脚相接,运算放大器U1的第8引脚通过电阻R5与运算放大器U3的第2引脚相接,运算放大器U1的第8引脚与乘法器U5的第3引脚相接,运算放大器U1的第8引脚与运算放大器U6的第2引脚相接,运算放大器U1的第8引脚接输出x,运算放大器U1的第13引脚通过电阻Rx与运算放大器U1的第14引脚相接,运算放大器U1的第14引脚通过电阻R1与运算放大器U1的第9引脚相接;
所述运算放大器U2的第1引脚通过电阻R4与运算放大器U2的第6引脚相接,运算放大器U2的第2引脚通过电阻Rw与运算放大器U2的第1引脚相接,运算放大器U2的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U2的第6引脚通过电容Cw与运算放大器U2的第7引脚相接,运算放大器U2的第7引脚通过电阻Rx3与运算放大器U1的第13引脚相接,运算放大器U2的第7引脚通过电阻R11与运算放大器U3的第13引脚相接,运算放大器U2的第7引脚接输出w,运算放大器U2的第8引脚通过电容Cz与运算放大器U2的第9引脚相接,运算放大器U2的第8引脚与乘法器U4的第3引脚相接,运算放大器U2的第8引脚通过电阻R9与运算放大器U3的第9引脚相接,运算放大器U2的第8引脚接输出z,运算放大器U2的第13引脚通过电阻Rz与运算放大器U2的第14引脚相接,运算放大器U2的第14引脚通过电阻R3与运算放大器U2的第9引脚相接;
所述运算放大器U3的第1引脚通过电阻Rx1与运算放大器U1的第13引脚相接,运算放大器U3的第1引脚与选择器U7的第4引脚相接,运算放大器U3的第1引脚与乘法器U4的第1引脚相接,运算放大器U3的第2引脚通过电阻R6与运算放大器U3的第1引脚相接,运算放大器U3的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U3的第6引脚通过电阻R8与运算放大器U3的第7引脚相接,运算放大器U3的第7引脚通过电阻Ry2与运算放大器U1的第2引脚相接,运 算放大器U3的第7引脚与选择器U7的第5引脚相接,运算放大器U3的第8引脚通过电阻R10与运算放大器U3的第9引脚相接,运算放大器U3的第8引脚通过电阻Rz2与运算放大器U2的第13引脚相接,运算放大器U3的第13引脚通过电阻R12与运算放大器U3的第14引脚相接,运算放大器U3的第14引脚通过电阻Rw2与运算放大器U2的第2引脚相接;
所述乘法器U4的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Ry3接运算放大器U1的第2引脚,第8引脚接VCC;
所述乘法器U5的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Rz1接运算放大器U2第13引脚,第8引脚接VCC;
所述运算放大器U6的第1引脚通过电阻R13与选择器U7的第1引脚相接,运算放大器U6的第1引脚通过电阻R13和电阻R14与地相接,运算放大器U6的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U6第6引脚、第7引脚、第8引脚、第9引脚、第12引脚、第13引脚、第14引脚悬空。
所述选择器U7的第2引脚和第14引脚阶VCC,选择器U7的第3引脚接VEE,选择器U7的第15引脚和第16引脚接地,选择器U7的第8引脚通过电阻Rw1与运算放大器U2的第2引脚相接,选择器U7的第6引脚、第7引脚、第9引脚、第10引脚、第11引脚、第12引脚、第13引脚悬空。
2.一种变量不同的便于终极边界估计的Lorenz型超混沌系统电路,其特征在于:利用运算放大器U1、运算放大器U2和电阻、电容实现加法和积分运算,利用运算放大器U3和电阻实现反相运算,乘法器U4和乘法器U5实现系统中的乘法运算,运算放大器U6和选择器U7实现切换函数运算,所述运算放大器U1连接运算放大器U3和U6,连接乘法器U4和U5,连接选择器U7,所述运算放大器U1、U2、U3和U6采用LF347BN,所述乘法器U4和U5采用AD633JN,所述选择器U7采用ADG409;
所述运算放大器U1连接运算放大器U3、运算放大器U6和乘法器U5,所述运算放大器U2连接乘法器U4、运算放大器U1和运算放大器U3,所述运算放大器U3连接运算放大器U1、运算放大器U2、运算放大器U6、选择器U7和乘法器U4,所述乘法器U4连接运算放大器U1,所述乘法器U5连接运算放大器U2;所述运算放大器U6连接选择器U7,所述选择器U7连接运算放大器U2;
所述运算放大器U1的第1引脚通过电阻R2与运算放大器U1的第6引脚相接,运算放大器U1的第2引脚通过电阻Ry与运算放大器U1的第1引脚相接,运算放大器U1的第3 引脚、第5引脚、第10引脚、第12引脚接地,运算放大器U1的第4引脚接VCC,运算放大器U1的第11引脚接VEE,运算放大器U1的第6引脚通过电容Cy与运算放大器U1的第7引脚相接,运算放大器U1的第7引脚通过电阻Rx2与运算放大器U1的第13引脚相接,运算放大器U1的第7引脚与乘法器U5的第1引脚相接,运算放大器U1的第7引脚通过电阻R7与运算放大器U3的第6引脚相接,运算放大器U1的第7引脚接输出y,运算放大器U1的第8引脚通过电容Cx与运算放大器U1的第9引脚相接,运算放大器U1的第8引脚通过电阻Ry1与运算放大器U1的第2引脚相接,运算放大器U1的第8引脚通过电阻R5与运算放大器U3的第2引脚相接,运算放大器U1的第8引脚与乘法器U5的第3引脚相接,运算放大器U1的第8引脚与运算放大器U6的第2引脚相接,运算放大器U1的第8引脚接输出x,运算放大器U1的第13引脚通过电阻Rx与运算放大器U1的第14引脚相接,运算放大器U1的第14引脚通过电阻R1与运算放大器U1的第9引脚相接;
所述运算放大器U2的第1引脚通过电阻R4与运算放大器U2的第6引脚相接,运算放大器U2的第2引脚通过电阻Rw与运算放大器U2的第1引脚相接,运算放大器U2的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U2的第6引脚通过电容Cw与运算放大器U2的第7引脚相接,运算放大器U2的第7引脚通过电阻Rx3与运算放大器U1的第13引脚相接,运算放大器U2的第7引脚通过电阻R11与运算放大器U3的第13引脚相接,运算放大器U2的第7引脚接输出w,运算放大器U2的第8引脚通过电容Cz与运算放大器U2的第9引脚相接,运算放大器U2的第8引脚与乘法器U4的第3引脚相接,运算放大器U2的第8引脚通过电阻R9与运算放大器U3的第9引脚相接,运算放大器U2的第8引脚接输出z,运算放大器U2的第13引脚通过电阻Rz与运算放大器U2的第14引脚相接,运算放大器U2的第14引脚通过电阻R3与运算放大器U2的第9引脚相接;
所述运算放大器U3的第1引脚通过电阻Rx1与运算放大器U1的第13引脚相接,运算放大器U3的第1引脚与选择器U7的第4引脚相接,运算放大器U3的第1引脚与乘法器U4的第1引脚相接,运算放大器U3的第2引脚通过电阻R6与运算放大器U3的第1引脚相接,运算放大器U3的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U3的第6引脚通过电阻R8与运算放大器U3的第7引脚相接,运算放大器U3的第7引脚通过电阻Ry2与运算放大器U1的第2引脚相接,运算放大器U3的第7引脚与选择器U7的第5引脚相接,运算放大器U3的第8引脚通过电阻R10与运算放大器U3的第9引脚相接,运算放大器U3的第8引脚通过电阻Rz2与运算 放大器U2的第13引脚相接,运算放大器U3的第13引脚通过电阻R12与运算放大器U3的第14引脚相接,运算放大器U3的第14引脚通过电阻Rw2与运算放大器U2的第2引脚相接;
所述乘法器U4的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Ry3接运算放大器U1的第2引脚,第8引脚接VCC;
所述乘法器U5的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Rz1接运算放大器U2第13引脚,第8引脚接VCC;
所述运算放大器U6的第1引脚通过电阻R13与选择器U7的第1引脚相接,运算放大器U6的第1引脚通过电阻R13和电阻R14与地相接,运算放大器U6的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U6第6引脚、第7引脚、第8引脚、第9引脚、第12引脚、第13引脚、第14引脚悬空。
所述选择器U7的第2引脚和第14引脚阶VCC,选择器U7的第3引脚接VEE,选择器U7的第15引脚和第16引脚接地,选择器U7的第8引脚通过电阻Rw1与运算放大器U2的第2引脚相接,选择器U7的第6引脚、第7引脚、第9引脚、第10引脚、第11引脚、第12引脚、第13引脚悬空。
有益效果:本发明在Lorenz型混沌系统的基础上,设计了一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法并设计一个模拟电路进行实现这个混沌系统,为混沌的同步及控制提供了新的超混沌系统信号源。
附图说明
图1为本发明优选实施例的电路连接结构示意图。
图2为乘法器U4和运算放大器U1的电路实际连接图。
图3为运算放大器U3的电路实际连接图。
图4为乘法器U5和运算放大器U2的电路实际连接图。
图5为选择器U7和运算放大器U6的电路实际连接图。
具体实施方式
下面结合附图和优选实施例对本发明作更进一步的详细描述,参见图1-图5。
1.一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法,其特征在于,包括以下步骤:
(1)Lorenz型混沌系统i为:
Figure PCTCN2015000574-appb-000006
式中x,y,z为状态变量,a,b,c,d为系统参数;
(2)在混沌系统i上增加一维变量w1,把变量w1作为一维系统变量,加在Lorenz型混沌系统i的第一方程上,获得一种便于终极边界估计的Lorenz型超混沌系统ii为:
dw1/dt=-kx-rw1 k=5,r=0.1
式中w1为状态变量,k,r为系统参数;
Figure PCTCN2015000574-appb-000007
式中x,y,z,w1为状态变量,参数值a=12,b=23,c=1,d=2.1,k=5,r=0.1;
(3)在混沌系统i上增加一维变量w2,把变量w2作为一维系统变量,加在Lorenz型混沌系统i的第一方程上,获得一种便于终极边界估计的Lorenz型超混沌系统iii为:
dw2/dt=-ky-rw2 k=5,r=0.1
式中w2为状态变量,k,r为系统参数;
Figure PCTCN2015000574-appb-000008
式中x,y,z,w2为状态变量,参数值a=12,b=23,c=1,d=2.1,k=5,r=0.1;
(4)构造一个选择函数iv将w1和w2组成一维切换变量w,把w作为一维系统变量,加在Lorenz型混沌系统i的第一方程上,获得一种便于终极边界估计的Lorenz型超混沌系统v为:
dw/dt=kf(x)-rw k=5,r=0.1
式中w为状态变量,k,r为系统参数;
Figure PCTCN2015000574-appb-000010
式中x,y,z,w为状态变量,f(x)是切换函数,参数值a=12,b=23,c=1,d=2.1,k=5,r=0.1;(5)基于系统v构造的电路,利用运算放大器U1、运算放大器U2和电阻、电容实现加法和积分运算,利用运算放大器U3和电阻实现反相运算,乘法器U4和乘法器U5实现系统中的乘法运算,运算放大器U6和选择器U7实现切换函数运算,所述运算放大器U1、U2、U3和U6采用LF347BN,所述乘法器U4和U5采用AD633JN,所述选择器U7采用ADG409;
所述运算放大器U1连接运算放大器U3、运算放大器U6和乘法器U5,所述运算放大器U2连接乘法器U4、运算放大器U1和运算放大器U3,所述运算放大器U3连接运算放大器U1、运算放大器U2、运算放大器U6、选择器U7和乘法器U4,所述乘法器U4连接运算放大器U1,所述乘法器U5连接运算放大器U2;所述运算放大器U6连接选择器U7,所述选择器U7连接运算放大器U2;
所述运算放大器U1的第1引脚通过电阻R2与运算放大器U1的第6引脚相接,运算放大器U1的第2引脚通过电阻Ry与运算放大器U1的第1引脚相接,运算放大器U1的第3引脚、第5引脚、第10引脚、第12引脚接地,运算放大器U1的第4引脚接VCC,运算放大器U1的第11引脚接VEE,运算放大器U1的第6引脚通过电容Cy与运算放大器U1的第7引脚相接,运算放大器U1的第7引脚通过电阻Rx2与运算放大器U1的第13引脚相接,运算放大器U1的第7引脚与乘法器U5的第1引脚相接,运算放大器U1的第7引脚通过电阻R7与运算放大器U3的第6引脚相接,运算放大器U1的第7引脚接输出y,运算放大器U1的第8引脚通过电容Cx与运算放大器U1的第9引脚相接,运算放大器U1的第8引脚通过电阻Ry1与运算放大器U1的第2引脚相接,运算放大器U1的第8引脚通过电阻R5与运算放大器U3的第2引脚相接,运算放大器U1的第8引脚与乘法器U5的第3引脚相接,运算放大器U1的第8引脚与运算放大器U6的第2引脚相接,运算放大器U1的第8引脚接输出x,运算放大器U1的第13引脚通过电阻Rx与运算放大器U1的第14引脚相接,运算放大器U1的第14引脚通过电阻R1与运算放大器U1的第9引脚相接;
所述运算放大器U2的第1引脚通过电阻R4与运算放大器U2的第6引脚相接,运算放大器U2的第2引脚通过电阻Rw与运算放大器U2的第1引脚相接,运算放大器U2的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运 算放大器U2的第6引脚通过电容Cw与运算放大器U2的第7引脚相接,运算放大器U2的第7引脚通过电阻Rx3与运算放大器U1的第13引脚相接,运算放大器U2的第7引脚通过电阻R11与运算放大器U3的第13引脚相接,运算放大器U2的第7引脚接输出w,运算放大器U2的第8引脚通过电容Cz与运算放大器U2的第9引脚相接,运算放大器U2的第8引脚与乘法器U4的第3引脚相接,运算放大器U2的第8引脚通过电阻R9与运算放大器U3的第9引脚相接,运算放大器U2的第8引脚接输出z,运算放大器U2的第13引脚通过电阻Rz与运算放大器U2的第14引脚相接,运算放大器U2的第14引脚通过电阻R3与运算放大器U2的第9引脚相接;
所述运算放大器U3的第1引脚通过电阻Rx1与运算放大器U1的第13引脚相接,运算放大器U3的第1引脚与选择器U7的第4引脚相接,运算放大器U3的第1引脚与乘法器U4的第1引脚相接,运算放大器U3的第2引脚通过电阻R6与运算放大器U3的第1引脚相接,运算放大器U3的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U3的第6引脚通过电阻R8与运算放大器U3的第7引脚相接,运算放大器U3的第7引脚通过电阻Ry2与运算放大器U1的第2引脚相接,运算放大器U3的第7引脚与选择器U7的第5引脚相接,运算放大器U3的第8引脚通过电阻R10与运算放大器U3的第9引脚相接,运算放大器U3的第8引脚通过电阻Rz2与运算放大器U2的第13引脚相接,运算放大器U3的第13引脚通过电阻R12与运算放大器U3的第14引脚相接,运算放大器U3的第14引脚通过电阻Rw2与运算放大器U2的第2引脚相接;
所述乘法器U4的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Ry3接运算放大器U1的第2引脚,第8引脚接VCC;
所述乘法器U5的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Rz1接运算放大器U2第13引脚,第8引脚接VCC;
所述运算放大器U6的第1引脚通过电阻R13与选择器U7的第1引脚相接,运算放大器U6的第1引脚通过电阻R13和电阻R14与地相接,运算放大器U6的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U6第6引脚、第7引脚、第8引脚、第9引脚、第12引脚、第13引脚、第14引脚悬空。
所述选择器U7的第2引脚和第14引脚阶VCC,选择器U7的第3引脚接VEE,选择器U7的第15引脚和第16引脚接地,选择器U7的第8引脚通过电阻Rw1与运算放大器U2的第2引脚相接,选择器U7的第6引脚、第7引脚、第9引脚、第10引脚、第11引 脚、第12引脚、第13引脚悬空。
2.一种变量不同的便于终极边界估计的Lorenz型超混沌系统电路,其特征在于:利用运算放大器U1、运算放大器U2和电阻、电容实现加法和积分运算,利用运算放大器U3和电阻实现反相运算,乘法器U4和乘法器U5实现系统中的乘法运算,运算放大器U6和选择器U7实现切换函数运算,所述运算放大器U1连接运算放大器U3和U6,连接乘法器U4和U5,连接选择器U7,所述运算放大器U1、U2、U3和U6采用LF347BN,所述乘法器U4和U5采用AD633JN,所述选择器U7采用ADG409;
所述运算放大器U1连接运算放大器U3、运算放大器U6和乘法器U5,所述运算放大器U2连接乘法器U4、运算放大器U1和运算放大器U3,所述运算放大器U3连接运算放大器U1、运算放大器U2、运算放大器U6、选择器U7和乘法器U4,所述乘法器U4连接运算放大器U1,所述乘法器U5连接运算放大器U2;所述运算放大器U6连接选择器U7,所述选择器U7连接运算放大器U2;
所述运算放大器U1的第1引脚通过电阻R2与运算放大器U1的第6引脚相接,运算放大器U1的第2引脚通过电阻Ry与运算放大器U1的第1引脚相接,运算放大器U1的第3引脚、第5引脚、第10引脚、第12引脚接地,运算放大器U1的第4引脚接VCC,运算放大器U1的第11引脚接VEE,运算放大器U1的第6引脚通过电容Cy与运算放大器U1的第7引脚相接,运算放大器U1的第7引脚通过电阻Rx2与运算放大器U1的第13引脚相接,运算放大器U1的第7引脚与乘法器U5的第1引脚相接,运算放大器U1的第7引脚通过电阻R7与运算放大器U3的第6引脚相接,运算放大器U1的第7引脚接输出y,运算放大器U1的第8引脚通过电容Cx与运算放大器U1的第9引脚相接,运算放大器U1的第8引脚通过电阻Ry1与运算放大器U1的第2引脚相接,运算放大器U1的第8引脚通过电阻R5与运算放大器U3的第2引脚相接,运算放大器U1的第8引脚与乘法器U5的第3引脚相接,运算放大器U1的第8引脚与运算放大器U6的第2引脚相接,运算放大器U1的第8引脚接输出x,运算放大器U1的第13引脚通过电阻Rx与运算放大器U1的第14引脚相接,运算放大器U1的第14引脚通过电阻R1与运算放大器U1的第9引脚相接;
所述运算放大器U2的第1引脚通过电阻R4与运算放大器U2的第6引脚相接,运算放大器U2的第2引脚通过电阻Rw与运算放大器U2的第1引脚相接,运算放大器U2的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U2的第6引脚通过电容Cw与运算放大器U2的第7引脚相接,运算放大器U2的第7引脚通过电阻Rx3与运算放大器U1的第13引脚相接,运算放大器U2的第7引脚通过 电阻R11与运算放大器U3的第13引脚相接,运算放大器U2的第7引脚接输出w,运算放大器U2的第8引脚通过电容Cz与运算放大器U2的第9引脚相接,运算放大器U2的第8引脚与乘法器U4的第3引脚相接,运算放大器U2的第8引脚通过电阻R9与运算放大器U3的第9引脚相接,运算放大器U2的第8引脚接输出z,运算放大器U2的第13引脚通过电阻Rz与运算放大器U2的第14引脚相接,运算放大器U2的第14引脚通过电阻R3与运算放大器U2的第9引脚相接;
所述运算放大器U3的第1引脚通过电阻Rx1与运算放大器U1的第13引脚相接,运算放大器U3的第1引脚与选择器U7的第4引脚相接,运算放大器U3的第1引脚与乘法器U4的第1引脚相接,运算放大器U3的第2引脚通过电阻R6与运算放大器U3的第1引脚相接,运算放大器U3的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U3的第6引脚通过电阻R8与运算放大器U3的第7引脚相接,运算放大器U3的第7引脚通过电阻Ry2与运算放大器U1的第2引脚相接,运算放大器U3的第7引脚与选择器U7的第5引脚相接,运算放大器U3的第8引脚通过电阻R10与运算放大器U3的第9引脚相接,运算放大器U3的第8引脚通过电阻Rz2与运算放大器U2的第13引脚相接,运算放大器U3的第13引脚通过电阻R12与运算放大器U3的第14引脚相接,运算放大器U3的第14引脚通过电阻Rw2与运算放大器U2的第2引脚相接;
所述乘法器U4的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Ry3接运算放大器U1的第2引脚,第8引脚接VCC;
所述乘法器U5的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Rz1接运算放大器U2第13引脚,第8引脚接VCC;
所述运算放大器U6的第1引脚通过电阻R13与选择器U7的第1引脚相接,运算放大器U6的第1引脚通过电阻R13和电阻R14与地相接,运算放大器U6的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U6第6引脚、第7引脚、第8引脚、第9引脚、第12引脚、第13引脚、第14引脚悬空。
所述选择器U7的第2引脚和第14引脚阶VCC,选择器U7的第3引脚接VEE,选择器U7的第15引脚和第16引脚接地,选择器U7的第8引脚通过电阻Rw1与运算放大器U2的第2引脚相接,选择器U7的第6引脚、第7引脚、第9引脚、第10引脚、第11引脚、第12引脚、第13引脚悬空。
当然,上述说明并非对发明的限制,本发明也不仅限于上述举例,本技术领域的普通技 术人员在本发明的实质范围内所做出的变化、改型、添加或替换,也属于本发明的保护范围。

Claims (2)

  1. 一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法,其特征在于,包括以下步骤:
    (1)Lorenz型混沌系统i为:
    Figure PCTCN2015000574-appb-100001
    式中x,y,z为状态变量,a,b,c,d为系统参数;
    (2)在混沌系统i上增加一维变量w1,把变量w1作为一维系统变量,加在Lorenz型混沌系统i的第一方程上,获得一种便于终极边界估计的Lorenz型超混沌系统ii为:
    dw1/dt=-kx-rw1   k=5,r=0.1
    式中w1为状态变量,k,r为系统参数;
    Figure PCTCN2015000574-appb-100002
    式中x,y,z,w1为状态变量,参数值a=12,b=23,c=1,d=2.1,k=5,r=0.1;
    (3)在混沌系统i上增加一维变量w2,把变量w2作为一维系统变量,加在Lorenz型混沌系统i的第一方程上,获得一种便于终极边界估计的Lorenz型超混沌系统iii为:
    dw2/dt=-ky-rw2   k=5,r=0.1
    式中w2为状态变量,k,r为系统参数;
    Figure PCTCN2015000574-appb-100003
    式中x,y,z,w2为状态变量,参数值a=12,b=23,c=1,d=2.1,k=5,r=0.1;
    (4)构造一个选择函数iv将w1和w2组成一维切换变量w,把w作为一维系统变量,加在Lorenz型混沌系统i的第一方程上,获得一种便于终极边界估计的Lorenz型超混沌系统v为:
    Figure PCTCN2015000574-appb-100004
    dw/dt=kf(x)-rw   k=5,r=0.1
    式中w为状态变量,k,r为系统参数;
    Figure PCTCN2015000574-appb-100005
    式中x,y,z,w为状态变量,f(x)是切换函数,参数值a=12,b=23,c=1,d=2.1,k=5,r=0.1;
    (5)基于系统v构造的电路,利用运算放大器U1、运算放大器U2和电阻、电容实现加法和积分运算,利用运算放大器U3和电阻实现反相运算,乘法器U4和乘法器U5实现系统中的乘法运算,运算放大器U6和选择器U7实现切换函数运算,所述运算放大器U1、U2、U3和U6采用LF347BN,所述乘法器U4和U5采用AD633JN,所述选择器U7采用ADG409;
    所述运算放大器U1连接运算放大器U3、运算放大器U6和乘法器U5,所述运算放大器U2连接乘法器U4、运算放大器U1和运算放大器U3,所述运算放大器U3连接运算放大器U1、运算放大器U2、运算放大器U6、选择器U7和乘法器U4,所述乘法器U4连接运算放大器U1,所述乘法器U5连接运算放大器U2;所述运算放大器U6连接选择器U7,所述选择器U7连接运算放大器U2;
    所述运算放大器U1的第1引脚通过电阻R2与运算放大器U1的第6引脚相接,运算放大器U1的第2引脚通过电阻Ry与运算放大器U1的第1引脚相接,运算放大器U1的第3引脚、第5引脚、第10引脚、第12引脚接地,运算放大器U1的第4引脚接VCC,运算放大器U1的第11引脚接VEE,运算放大器U1的第6引脚通过电容Cy与运算放大器U1的第7引脚相接,运算放大器U1的第7引脚通过电阻Rx2与运算放大器U1的第13引脚相接,运算放大器U1的第7引脚与乘法器U5的第1引脚相接,运算放大器U1的第7引脚通过电阻R7与运算放大器U3的第6引脚相接,运算放大器U1的第7引脚接输出y,运算放大器U1的第8引脚通过电容Cx与运算放大器U1的第9引脚相接,运算放大器U1的第8引脚通过电阻Ry1与运算放大器U1的第2引脚相接,运算放大器U1的第8引脚通过电阻R5与运算放大器U3的第2引脚相接,运算放大器U1的第8引脚与乘法器U5的第3引脚相接,运算放大器U1的第8引脚与运算放大器U6的第2引脚相接,运算放大器U1的第8引脚接输出x,运算放大器U1的第13引脚通过电阻Rx与运算放大器U1的第14引脚相接,运算放大器U1的第14引脚通过电阻R1与运算放大器U1的第9引脚相接;
    所述运算放大器U2的第1引脚通过电阻R4与运算放大器U2的第6引脚相接,运算放大器U2的第2引脚通过电阻Rw与运算放大器U2的第1引脚相接,运算放大器U2的第 3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U2的第6引脚通过电容Cw与运算放大器U2的第7引脚相接,运算放大器U2的第7引脚通过电阻Rx3与运算放大器U1的第13引脚相接,运算放大器U2的第7引脚通过电阻R11与运算放大器U3的第13引脚相接,运算放大器U2的第7引脚接输出w,运算放大器U2的第8引脚通过电容Cz与运算放大器U2的第9引脚相接,运算放大器U2的第8引脚与乘法器U4的第3引脚相接,运算放大器U2的第8引脚通过电阻R9与运算放大器U3的第9引脚相接,运算放大器U2的第8引脚接输出z,运算放大器U2的第13引脚通过电阻Rz与运算放大器U2的第14引脚相接,运算放大器U2的第14引脚通过电阻R3与运算放大器U2的第9引脚相接;
    所述运算放大器U3的第1引脚通过电阻Rx1与运算放大器U1的第13引脚相接,运算放大器U3的第1引脚与选择器U7的第4引脚相接,运算放大器U3的第1引脚与乘法器U4的第1引脚相接,运算放大器U3的第2引脚通过电阻R6与运算放大器U3的第1引脚相接,运算放大器U3的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U3的第6引脚通过电阻R8与运算放大器U3的第7引脚相接,运算放大器U3的第7引脚通过电阻Ry2与运算放大器U1的第2引脚相接,运算放大器U3的第7引脚与选择器U7的第5引脚相接,运算放大器U3的第8引脚通过电阻R10与运算放大器U3的第9引脚相接,运算放大器U3的第8引脚通过电阻Rz2与运算放大器U2的第13引脚相接,运算放大器U3的第13引脚通过电阻R12与运算放大器U3的第14引脚相接,运算放大器U3的第14引脚通过电阻Rw2与运算放大器U2的第2引脚相接;
    所述乘法器U4的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Ry3接运算放大器U1的第2引脚,第8引脚接VCC;
    所述乘法器U5的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Rz1接运算放大器U2第13引脚,第8引脚接VCC;
    所述运算放大器U6的第1引脚通过电阻R13与选择器U7的第1引脚相接,运算放大器U6的第1引脚通过电阻R13和电阻R14与地相接,运算放大器U6的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U6第6引脚、第7引脚、第8引脚、第9引脚、第12引脚、第13引脚、第14引脚悬空。
    所述选择器U7的第2引脚和第14引脚阶VCC,选择器U7的第3引脚接VEE,选择器U7的第15引脚和第16引脚接地,选择器U7的第8引脚通过电阻Rw1与运算放大器U2的第2引脚相接,选择器U7的第6引脚、第7引脚、第9引脚、第10引脚、第11引 脚、第12引脚、第13引脚悬空。
  2. 一种变量不同的便于终极边界估计的Lorenz型超混沌系统电路,其特征在于:利用运算放大器U1、运算放大器U2和电阻、电容实现加法和积分运算,利用运算放大器U3和电阻实现反相运算,乘法器U4和乘法器U5实现系统中的乘法运算,运算放大器U6和选择器U7实现切换函数运算,所述运算放大器U1连接运算放大器U3和U6,连接乘法器U4和U5,连接选择器U7,所述运算放大器U1、U2、U3和U6采用LF347BN,所述乘法器U4和U5采用AD633JN,所述选择器U7采用ADG409;
    所述运算放大器U1连接运算放大器U3、运算放大器U6和乘法器U5,所述运算放大器U2连接乘法器U4、运算放大器U1和运算放大器U3,所述运算放大器U3连接运算放大器U1、运算放大器U2、运算放大器U6、选择器U7和乘法器U4,所述乘法器U4连接运算放大器U1,所述乘法器U5连接运算放大器U2;所述运算放大器U6连接选择器U7,所述选择器U7连接运算放大器U2;
    所述运算放大器U1的第1引脚通过电阻R2与运算放大器U1的第6引脚相接,运算放大器U1的第2引脚通过电阻Ry与运算放大器U1的第1引脚相接,运算放大器U1的第3引脚、第5引脚、第10引脚、第12引脚接地,运算放大器U1的第4引脚接VCC,运算放大器U1的第11引脚接VEE,运算放大器U1的第6引脚通过电容Cy与运算放大器U1的第7引脚相接,运算放大器U1的第7引脚通过电阻Rx2与运算放大器U1的第13引脚相接,运算放大器U1的第7引脚与乘法器U5的第1引脚相接,运算放大器U1的第7引脚通过电阻R7与运算放大器U3的第6引脚相接,运算放大器U1的第7引脚接输出y,运算放大器U1的第8引脚通过电容Cx与运算放大器U1的第9引脚相接,运算放大器U1的第8引脚通过电阻Ry1与运算放大器U1的第2引脚相接,运算放大器U1的第8引脚通过电阻R5与运算放大器U3的第2引脚相接,运算放大器U1的第8引脚与乘法器U5的第3引脚相接,运算放大器U1的第8引脚与运算放大器U6的第2引脚相接,运算放大器U1的第8引脚接输出x,运算放大器U1的第13引脚通过电阻Rx与运算放大器U1的第14引脚相接,运算放大器U1的第14引脚通过电阻R1与运算放大器U1的第9引脚相接;
    所述运算放大器U2的第1引脚通过电阻R4与运算放大器U2的第6引脚相接,运算放大器U2的第2引脚通过电阻Rw与运算放大器U2的第1引脚相接,运算放大器U2的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U2的第6引脚通过电容Cw与运算放大器U2的第7引脚相接,运算放大器U2的第7引脚通过电阻Rx3与运算放大器U1的第13引脚相接,运算放大器U2的第7引脚通过电阻R11与运算放大器U3的第13引脚相接,运算放大器U2的第7引脚接输出w,运算放 大器U2的第8引脚通过电容Cz与运算放大器U2的第9引脚相接,运算放大器U2的第8引脚与乘法器U4的第3引脚相接,运算放大器U2的第8引脚通过电阻R9与运算放大器U3的第9引脚相接,运算放大器U2的第8引脚接输出z,运算放大器U2的第13引脚通过电阻Rz与运算放大器U2的第14引脚相接,运算放大器U2的第14引脚通过电阻R3与运算放大器U2的第9引脚相接;
    所述运算放大器U3的第1引脚通过电阻Rx1与运算放大器U1的第13引脚相接,运算放大器U3的第1引脚与选择器U7的第4引脚相接,运算放大器U3的第1引脚与乘法器U4的第1引脚相接,运算放大器U3的第2引脚通过电阻R6与运算放大器U3的第1引脚相接,运算放大器U3的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U3的第6引脚通过电阻R8与运算放大器U3的第7引脚相接,运算放大器U3的第7引脚通过电阻Ry2与运算放大器U1的第2引脚相接,运算放大器U3的第7引脚与选择器U7的第5引脚相接,运算放大器U3的第8引脚通过电阻R10与运算放大器U3的第9引脚相接,运算放大器U3的第8引脚通过电阻Rz2与运算放大器U2的第13引脚相接,运算放大器U3的第13引脚通过电阻R12与运算放大器U3的第14引脚相接,运算放大器U3的第14引脚通过电阻Rw2与运算放大器U2的第2引脚相接;
    所述乘法器U4的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Ry3接运算放大器U1的第2引脚,第8引脚接VCC;
    所述乘法器U5的第2引脚、第4引脚、第6引脚均接地,第5引脚接VEE,第7引脚通过电阻Rz1接运算放大器U2第13引脚,第8引脚接VCC;
    所述运算放大器U6的第1引脚通过电阻R13与选择器U7的第1引脚相接,运算放大器U6的第1引脚通过电阻R13和电阻R14与地相接,运算放大器U6的第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,运算放大器U6第6引脚、第7引脚、第8引脚、第9引脚、第12引脚、第13引脚、第14引脚悬空。
    所述选择器U7的第2引脚和第14引脚阶VCC,选择器U7的第3引脚接VEE,选择器U7的第15引脚和第16引脚接地,选择器U7的第8引脚通过电阻Rw1与运算放大器U2的第2引脚相接,选择器U7的第6引脚、第7引脚、第9引脚、第10引脚、第11引脚、第12引脚、第13引脚悬空。
PCT/CN2015/000574 2015-05-27 2015-08-07 一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路 WO2016187741A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510279332.2 2015-05-27
CN201510279332.2A CN104883252B (zh) 2015-05-27 2015-05-27 一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法

Publications (1)

Publication Number Publication Date
WO2016187741A1 true WO2016187741A1 (zh) 2016-12-01

Family

ID=53950592

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/000574 WO2016187741A1 (zh) 2015-05-27 2015-08-07 一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路

Country Status (2)

Country Link
CN (2) CN105610572B (zh)
WO (1) WO2016187741A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105119710A (zh) * 2015-09-09 2015-12-02 王春梅 一种利于终极边界估计的Lorenz型超混沌系统自适应同步方法及电路
CN105262580A (zh) * 2015-09-09 2016-01-20 韩敬伟 一种变量不同的Lorenz型超混沌系统自适应同步方法及电路
CN105141411A (zh) * 2015-09-09 2015-12-09 王春梅 一种不同变量的Lorenz型超混沌系统自适应同步方法及电路
CN113162551A (zh) * 2021-05-06 2021-07-23 湘潭大学 一种能产生新型复杂簇发现象的多频慢激励Lorenz衍生系统

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020154769A1 (en) * 2000-12-07 2002-10-24 Petersen Mette Vesterager Method of generating pseudo-random numbers in an electronic device, and a method of encrypting and decrypting electronic data
US20040086117A1 (en) * 2002-06-06 2004-05-06 Petersen Mette Vesterager Methods for improving unpredictability of output of pseudo-random number generators
CN102332976A (zh) * 2011-09-15 2012-01-25 江西理工大学 异维可切换混沌系统设计方法及电路
CN104378197A (zh) * 2014-12-03 2015-02-25 王忠林 基于忆阻器的含x方的Lorenz型超混沌系统的构建方法及电路
CN104883253A (zh) * 2015-05-27 2015-09-02 王春梅 一种不同变量的利于终极边界估计的Lorenz型超混沌系统构建方法及电路

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020154769A1 (en) * 2000-12-07 2002-10-24 Petersen Mette Vesterager Method of generating pseudo-random numbers in an electronic device, and a method of encrypting and decrypting electronic data
US20040086117A1 (en) * 2002-06-06 2004-05-06 Petersen Mette Vesterager Methods for improving unpredictability of output of pseudo-random number generators
CN102332976A (zh) * 2011-09-15 2012-01-25 江西理工大学 异维可切换混沌系统设计方法及电路
CN104378197A (zh) * 2014-12-03 2015-02-25 王忠林 基于忆阻器的含x方的Lorenz型超混沌系统的构建方法及电路
CN104883253A (zh) * 2015-05-27 2015-09-02 王春梅 一种不同变量的利于终极边界估计的Lorenz型超混沌系统构建方法及电路

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PANG, SHOUQUAN ET AL.: "Circuit implementation and application of hyperchaotic Lorenz system", COMPUTER ENGINEERING AND APPLICATIONS, vol. 49, no. 7, 31 December 2013 (2013-12-31), pages 236 - 239, XP055331969 *

Also Published As

Publication number Publication date
CN104883252A (zh) 2015-09-02
CN105610572B (zh) 2018-08-07
CN105610572A (zh) 2016-05-25
CN104883252B (zh) 2016-11-16

Similar Documents

Publication Publication Date Title
WO2016029617A1 (zh) 基于五项最简混沌系统的四维无平衡点超混沌系统及模拟电路
WO2016029616A1 (zh) 基于五项最简混沌系统的无平衡点四维超混沌系统及模拟电路
WO2016187741A1 (zh) 一种变量不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路
WO2016187739A1 (zh) 一种反馈不同的便于终极边界估计的Lorenz型超混沌系统构建方法及电路
WO2016029618A1 (zh) 基于Rikitake系统的四维无平衡点超混沌系统及模拟电路
CN103178952B (zh) 分数阶混沌系统电路
WO2016029619A1 (zh) 基于Rikitake系统的无平衡点四维超混沌系统及模拟电路
CN104811296A (zh) 一种利于终极边界估计的Lorenz型超混沌系统构建方法及电路
WO2016187738A1 (zh) 一种不同变量的利于终极边界估计的Lorenz型超混沌系统构建方法及电路
WO2015123802A1 (zh) 一种分数阶次不同的经典Lorenz型混沌切换系统方法及电路
WO2016041293A1 (zh) 基于链式分数阶积分电路模块的0.9阶Zhou混沌系统电路
CN104883250A (zh) 一种用于终极边界估计的Lorenz型超混沌系统构建方法及电路
CN104468082B (zh) 基于忆阻器的含y方的Lorenz型超混沌系统的构建方法
WO2016187742A1 (zh) 一种不同反馈的便于终极边界估计的Lorenz型超混沌系统构建方法及电路
WO2016187740A1 (zh) 一种便于终极边界估计的Lorenz型四系统切换超混沌系统构建方法及电路
Hmidi et al. Vortex patch problem for stratified Euler equations
Ebin et al. Groups of diffeomorphisms and the solution of the classical Euler equations for a perfect fluid
CN104883251A (zh) 一种便于终极边界估计的Lorenz型超混沌系统构建方法及电路
WO2015123797A1 (zh) 一种分数阶次不同的经典Lü混沌切换系统方法及电路
WO2016033917A1 (zh) 一种通用混沌系统的电路设计
Zhang et al. The 3D non-isentropic compressible Euler equations with damping in a bounded domain
Ye Global regularity for a 3D Boussinesq model without thermal diffusion
CN105515755B (zh) 基于忆阻器的含x方的Lu型超混沌系统的构建方法
David et al. Structural stability of discontinuous Galerkin schemes
Tanriverdi Reformulation of Shapiro’s inequality

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15892826

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15892826

Country of ref document: EP

Kind code of ref document: A1