WO2014146291A1 - 薄膜晶体管及其像素单元的制造方法 - Google Patents
薄膜晶体管及其像素单元的制造方法 Download PDFInfo
- Publication number
- WO2014146291A1 WO2014146291A1 PCT/CN2013/073054 CN2013073054W WO2014146291A1 WO 2014146291 A1 WO2014146291 A1 WO 2014146291A1 CN 2013073054 W CN2013073054 W CN 2013073054W WO 2014146291 A1 WO2014146291 A1 WO 2014146291A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- gate
- metal
- layer
- source
- region
- Prior art date
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 71
- 238000000034 method Methods 0.000 title claims abstract description 52
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 239000002184 metal Substances 0.000 claims abstract description 137
- 239000000758 substrate Substances 0.000 claims abstract description 49
- 230000008569 process Effects 0.000 claims abstract description 32
- 229920002120 photoresistant polymer Polymers 0.000 claims description 51
- 239000003990 capacitor Substances 0.000 claims description 48
- 229910044991 metal oxide Inorganic materials 0.000 claims description 48
- 150000004706 metal oxides Chemical class 0.000 claims description 48
- 238000003860 storage Methods 0.000 claims description 44
- 230000004888 barrier function Effects 0.000 claims description 29
- 238000002161 passivation Methods 0.000 claims description 27
- 238000000151 deposition Methods 0.000 claims description 22
- 239000004020 conductor Substances 0.000 claims description 14
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 claims description 9
- 239000011248 coating agent Substances 0.000 claims description 5
- 238000000576 coating method Methods 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 5
- 238000000206 photolithography Methods 0.000 claims description 2
- 230000003071 parasitic effect Effects 0.000 abstract description 6
- 230000008021 deposition Effects 0.000 description 6
- 239000000463 material Substances 0.000 description 4
- 230000000717 retained effect Effects 0.000 description 3
- 239000011521 glass Substances 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 229920003023 plastic Polymers 0.000 description 2
- 239000012780 transparent material Substances 0.000 description 2
- 229910007541 Zn O Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000979 retarding effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0272—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers for lift-off processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
- H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/4763—Deposition of non-insulating, e.g. conductive -, resistive -, layers on insulating layers; After-treatment of these layers
- H01L21/47635—After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1255—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Definitions
- the present invention belongs to the field of electronic technologies, and in particular, to a method for manufacturing a thin film transistor and a pixel unit thereof.
- TFT Thin film transistor
- IGZO In-Ga-Zn-O
- TFT Thin film transistor
- IGZO In-Ga-Zn-O
- TFT is a basic circuit component that can be widely used in various electronic systems, and has various advantages such as high electron mobility, low temperature manufacturing process, high stability, transparency, and the like.
- the overlap of the gate and the source and drain increases, resulting in a large parasitic capacitance of the gate source, which makes the overall performance of the thin film transistor poor.
- the existing thin film transistor manufacturing process has higher requirements for mask alignment, low yield and high cost.
- the alignment precision of the mask is high, which also affects the yield and cost.
- the embodiment of the present invention is implemented by the method for manufacturing a thin film transistor, comprising the following steps:
- a gate metal layer as a mask, exposing and developing from the back of the substrate to self-align the channel and the gate of the thin film transistor;
- the channel is a metal oxide layer that is aligned with the gate of the thin film transistor.
- Another object of the embodiments of the present invention is to provide a method for fabricating a thin film transistor pixel unit, including the following steps:
- a gate metal layer, a gate lead metal layer and a storage capacitor electrode metal layer as a mask, exposing and developing from the back of the substrate to self-align the channel and the gate of the thin film transistor;
- the channel is a metal oxide layer that is aligned with the gate of the thin film transistor.
- the gate metal layer is used as a mask, and the channel and the source and drain of the thin film transistor are positioned by one exposure from the back of the substrate.
- the gate metal layer is used as a mask, and the back surface of the substrate is exposed and developed to self-align the channel and the gate of the thin film transistor; then the source and drain electrodes are self-aligned with the gate through a metal lift-off process.
- a passivation layer is deposited, and a source drain contact via lead is formed; wherein the channel is a metal oxide layer aligned with the gate of the thin film transistor.
- the channel and the gate are self-aligned, the source and drain electrodes are self-aligned and symmetrical, and the resulting thin film transistor has a small parasitic capacitance, and the manufactured circuit has a fast running speed and is shortly susceptible to short circuit and open circuit.
- the channel and the gate are self-aligned, and the source-drain and gate self-aligned and symmetrical characteristics avoid the need for alignment precision in the production mask, thereby reducing the precision of the lithography apparatus. Need to reduce costs and increase yield.
- the process is suitable for thin film transistor pixel cell fabrication, which requires only four masks that do not require critical alignment. Compared with other four mask processes using a grayscale mask, the yield can be improved and the cost can be reduced.
- FIG. 1 is a flow chart showing an implementation of a method for fabricating a thin film transistor according to a first embodiment of the present invention
- FIG. 2 is a schematic structural view of forming a gate metal layer on a substrate according to a first embodiment of the present invention
- FIG. 3 is a schematic structural view showing deposition of a gate insulating layer, a metal oxide layer, and an etch barrier layer on a substrate and a gate metal layer according to a first embodiment of the present invention
- Figure 4 is a schematic view of the first embodiment of the present invention exposed from the back of the substrate;
- Figure 5 is a schematic view showing the structure of the first embodiment of the present invention after exposure and development from the back of the substrate;
- FIG. 6 is a schematic structural view of removing an exposed etch barrier layer according to a first embodiment of the present invention.
- FIG. 7 is a schematic structural view of a photoresist in a gate region and a metal deposited on both sides thereof according to a first embodiment of the present invention
- FIG. 8 is a schematic structural view showing a photoresist removed on a gate region and a metal thereon according to a first embodiment of the present invention
- FIG. 9 is a schematic view showing a structure of a photoresist coated on a substrate side for covering a gate region and a source/drain region on the substrate side after exposure and development;
- FIG. 10 is a schematic structural view showing etching of an exposed source/drain metal and a metal oxide layer aligned therewith according to a first embodiment of the present invention
- FIG. 11 is a schematic structural view of a first embodiment of the present invention after removing a photoresist for covering a gate region and a source/drain region;
- FIG. 12 is a schematic structural view showing deposition of a passivation layer on one side of a substrate according to a first embodiment of the present invention
- FIG. 13 is a schematic structural view showing a source/drain contact via hole in a passivation layer in a first embodiment of the present invention
- FIG. 14 is a schematic structural view showing deposition of a conductive material in a source/drain contact via according to a first embodiment of the present invention
- FIG. 15 is a flowchart showing an implementation of a method for manufacturing a thin film transistor pixel unit according to a second embodiment of the present invention.
- 16 is a schematic structural view showing formation of a gate metal layer, a gate wiring metal layer, and a storage capacitor electrode metal layer on a substrate according to a second embodiment of the present invention
- FIG. 17 is a schematic structural view showing deposition of a gate insulating layer, a metal oxide layer, and an etch barrier layer on a substrate, a gate metal layer, a gate wiring metal layer, and a storage capacitor electrode metal layer according to a second embodiment of the present invention
- FIG. 18 is a schematic view showing a photoresist coated on an etch barrier layer according to a second embodiment of the present invention.
- Figure 19 is a schematic view showing the structure of the second embodiment of the present invention after exposure and development from the back of the substrate;
- FIG. 20 is a schematic structural view of a second embodiment of the present invention for removing an exposed etch barrier layer
- 21 is a schematic structural view of a second embodiment of the present invention after depositing metal on the photoresist and on both sides thereof;
- Figure 22 is a schematic view showing the structure of a stripping photoresist and a metal thereon according to a second embodiment of the present invention.
- FIG. 23 is a schematic view showing the structure of a photoresist coated with a gate region and a source/drain region after exposure and development according to a second embodiment of the present invention.
- FIG. 24 is a schematic structural view of an etch-exposed etch stop layer according to a second embodiment of the present invention.
- 25 is a schematic structural view showing a second embodiment of the present invention etching an exposed metal and a metal oxide layer aligned with the metal;
- 26 is a schematic structural view of a second embodiment of the present invention after removing a photoresist for covering a gate region and a source/drain region;
- Figure 27 is a schematic view showing the structure of depositing a passivation layer on one side of a substrate according to a second embodiment of the present invention.
- FIG. 28 is a schematic view showing the structure of etching a source drain contact via and a gate contact via in a passivation layer according to a second embodiment of the present invention.
- 39 is a schematic structural view showing deposition of a conductive material on a source/drain contact via, a gate contact via, and a passivation layer in a second embodiment of the present invention.
- Figure 30 is a schematic view showing the structure of a portion of the conductive material removed through the fourth mask according to the second embodiment of the present invention.
- the gate metal layer is used as a mask, and the channel and the source and drain of the thin film transistor are positioned by one exposure from the back of the substrate.
- the gate metal layer is used as a mask, and the back surface of the substrate is exposed and developed to self-align the channel and the gate of the thin film transistor; then the source and drain electrodes are self-aligned with the gate through a metal lift-off process.
- a passivation layer is deposited, and a source drain contact via lead is formed; wherein the channel is a metal oxide layer aligned with the gate of the thin film transistor.
- the channel and the gate are self-aligned, the source and drain electrodes are self-aligned and symmetrical, and the resulting thin film transistor has a small parasitic capacitance, and the manufactured circuit has a fast running speed and is shortly susceptible to short circuit and open circuit.
- the channel and the gate are self-aligned, and the source-drain and gate self-aligned and symmetrical characteristics avoid the need for alignment precision in the production mask, thereby reducing the precision of the lithography apparatus. Need to reduce costs and increase yield.
- the process is suitable for thin film transistor pixel cell fabrication, which requires only four masks that do not require critical alignment. Compared with other four mask processes using a grayscale mask, the yield can be improved and the cost can be reduced.
- FIG. 1 is a flowchart showing an implementation process of a method for manufacturing a thin film transistor according to an embodiment of the present invention, which is described in detail below.
- step S101 the gate metal layer is used as a mask, and is exposed and developed from the back of the substrate to self-align the channel and the gate of the thin film transistor.
- a gate metal layer 2 is deposited on the substrate 1, wherein the substrate 1 material may be glass, transparent plastic or the like. If the substrate 1 is large, the metal layer other than the gate region of the thin film transistor needs to be etched away. Here, the first mask can be used to etch away the metal layer outside the gate region of the thin film transistor. Subsequently, a gate insulating layer 3, a metal oxide layer 4, and an etch barrier layer 5 are sequentially deposited on the substrate 1 and the gate metal layer 2, as shown in FIG.
- the gate insulating layer 3, the metal oxide layer 4 and the etch stop layer 5 are all transparent materials, and the gate metal layer is deposited by an opaque material for the subsequent process. The substrate 1 is exposed at the back.
- a photoresist 61 is coated on the etch barrier layer 5, and the gate metal layer 2 is used as a mask, and is exposed and developed from the back of the substrate 1 to expose the gate region.
- the etch barrier layer is shown in Figures 4 and 5. Since the gate metal layer 2 is opaque, the photoresist 62 located in the gate region is retained.
- the etch stop layer outside the gate region is removed to expose the metal oxide layer aligned with the etch stop layer, and is formed to be self-aligned with the gate 2 (ie, the gate metal layer) of the thin film transistor.
- the channel 7 of the bit is as shown in FIG.
- the metal oxide layer aligned with the gate of the thin film transistor is directly used as the channel 7, and the process is simple.
- the unexposed metal oxide layer ie, the channel
- the etch barrier layer located in the gate region is aligned with the gate electrode 2 of the thin film transistor
- the channel 7 and the gate 2 are accurately aligned (that is, the etch stop layer and the gate metal layer are precisely aligned in the gate region), and the edge spacing between the two is 0 ⁇ 1 um, and the self-alignment precision is extremely high.
- step S102 a source drain that is self-aligned with the gate is formed via a metal lift-off process.
- an embodiment of the present invention deposits a metal 8 on the side of the substrate 1 (ie, on the photoresist 62 of the gate region and on both sides thereof) on both sides of the photoresist 62 .
- the metal 8 is a source-drain metal that is self-aligned with the gate 2.
- the source drain metal is deposited by the side of the photoresist 62 located in the gate region, and the gate metal layer aligned with the photoresist 62 defines an etch barrier layer
- the source The drain metal edge is precisely aligned with the edge of the etch stop layer (ie, the subsequently formed source drain and gate are self-aligned and symmetrical), the spacing between the two is less than 1 um, and the self-alignment precision is extremely high.
- the overlapping area of the source drain metal and the gate can be accurately controlled at 1 ⁇ 2um, which is much higher than the accuracy of alignment by other means.
- the gate metal layer 2 ie, the gate
- the channel and the source and drain of the thin film transistor are positioned by one exposure from the back of the substrate 1, so that the channel 7 and the gate 2 are self-aligned, source and drain.
- the pole and the gate 2 are self-aligned and symmetrical, and the thin film transistor thus produced has a small parasitic capacitance, and the circuit produced has a fast running speed and is short in short circuit and open circuit.
- the self-aligned process in the embodiment of the present invention can minimize the overlap of the gate and the source and drain, and the channel size can be precisely controlled, which can significantly reduce the channel size and improve device performance.
- the metal 8 deposited on the photoresist and the photoresist 62 in the gate region are stripped to expose an etch barrier layer in the channel region, which is a metal lift-off process, as shown in FIG.
- the metal stripping process in the embodiment of the present invention refers to pre-retarding a photoresist (mainly by photoresist coating, exposure and development) before depositing metal; after depositing metal, The photoresist and the metal thereon are stripped.
- a photoresist for covering the gate region and the source and drain regions is coated on one side of the substrate 1 and exposed and developed from the front surface with a second mask to expose part of the source and drain metal. A portion of the photoresist 63 is retained as shown in FIG. The size of the exposed source drain metal depends on the source and drain size to be formed.
- the exposed source and drain metal and the metal oxide layer aligned with the source drain metal are removed to form the source and drain electrodes 9 of the thin film transistor, and then the gate region and the source and drain regions are removed.
- Photoresist 63 Specifically, the exposed source and drain metal are etched away to form the source and drain electrodes 9 of the thin film transistor, and then the metal oxide layer aligned with the exposed source and drain metal is etched, as shown in FIG. Photoresist 63 covering the aforementioned gate region and source and drain regions is then removed, as shown in FIG. It should be noted that when the gate side is the source and the other side is the drain.
- step S103 a passivation layer is deposited, and a source and drain contact via lead is formed.
- a passivation layer 10 for protecting the gate 2, the source and drain electrodes 9 and the channel 7 formed by the foregoing steps is deposited on the substrate 1 side, and the passivation layer 10 is covered.
- the channel region and source and drain electrodes 9 of the thin film transistor are used.
- the embodiment of the present invention etches the passivation layer 10 located in the source and drain regions via a third mask to form a source/drain contact via 11 through the source and drain electrodes 9.
- the cross section of the source/drain contact via 11 has an inverted trapezoid shape, so that the subsequent process fills the conductive material.
- the embodiment of the present invention deposits a conductive material 12 in the source-drain contact via 11 that has been formed in the foregoing steps to form a source-drain contact via lead.
- the conductive material 12 may be a transparent conductive material such as ITO or the like.
- FIG. 15 is a flowchart showing an implementation process of a method for manufacturing a thin film transistor pixel unit according to an embodiment of the present invention, which is described in detail below.
- step S201 the gate metal layer, the gate lead metal layer, and the storage capacitor electrode metal layer are used as masks, and are exposed and developed from the back of the substrate to self-align the channel and the gate of the thin film transistor.
- the embodiment of the present invention first deposits a metal layer on the substrate 21, wherein the substrate 21 material may be glass, transparent plastic, or the like.
- the metal layer is etched away using the first mask to form the gate metal layer 22, the gate wiring metal layer 23, and the storage capacitor electrode metal layer 24.
- the gate metal layer 22 serves as a gate of the thin film transistor pixel unit
- the storage capacitor electrode metal layer 24 serves as one of storage capacitors of the thin film transistor pixel unit.
- a gate insulating layer 25, a metal oxide layer 26, and an etch barrier layer 27 are sequentially deposited on the substrate 21 side, and the gate insulating layer 25, the metal oxide layer 26, and the etch stop layer 27 are The lower gate metal layer 22, the gate wiring metal layer 23, and the storage capacitor electrode metal layer 24 are covered as shown in FIG.
- the gate insulating layer 25, the metal oxide layer 26, and the etch stop layer 27 are all transparent materials, and the gate metal layer 22, the gate lead metal layer 23, and the storage capacitor electrode metal layer 24 are all The opaque material is deposited so that the subsequent process is exposed from the back of the substrate 21.
- a photoresist 64 is coated on the etch barrier layer 27 as shown in FIG.
- the gate metal layer 22, the gate lead metal layer 23 and the storage capacitor electrode metal layer 24 are used as a mask, exposed and developed from the back of the substrate 21 to expose the gate region, the gate lead region and the storage.
- the etch stop layer outside the gate region, the gate lead region and the storage capacitor region is removed to expose the metal oxide layer aligned with the etch barrier layer and form a gate 22 with the thin film transistor (ie, the gate metal layer) is self-aligned channel 28, as shown in FIG.
- the metal oxide layer aligned with the gate 22 of the thin film transistor is directly used as the channel 28, and the process is simple.
- the etch stop layer located in the gate region is aligned with the gate 22 of the thin film transistor,
- the channel 28 and the gate electrode 22 are accurately aligned (that is, the etch barrier layer located in the gate region is accurately aligned with the gate metal layer), and the edge spacing between the two is 0 ⁇ 1 um, and the self-alignment precision is extremely high.
- step S202 a source drain that is self-aligned with the gate is formed via a metal lift-off process.
- a metal 29 is deposited on both sides of the photoresist 65 and the regions of the gate region, the gate lead region, and the storage capacitor region, and is formed on both sides of the gate region. Source-drain metal that is self-aligned with the gate 22.
- the source drain metal is deposited by the side of the photoresist 65 located in the gate region, and the etch barrier is defined by the gate metal layer aligned with the photoresist 65, the source drain
- the edge of the electrode metal is precisely aligned with the edge of the etch barrier layer (that is, the subsequently formed source drain and gate are self-aligned and symmetrical), the spacing between the two is less than 1 um, and the self-alignment precision is extremely high.
- the overlapping area of the source drain metal and the gate 22 can be accurately controlled at 1 ⁇ 2um, which is much higher than the accuracy of alignment by other means.
- the gate metal layer 22 ie, the gate
- the channel 28 and the source and drain of the thin film transistor are positioned from the back of the substrate 21 in one exposure, thereby self-aligning the channel 28 and the gate 22.
- the drain and the gate 22 are self-aligned and symmetrical, and the resulting thin film transistor pixel unit has a small parasitic capacitance, and the circuit produced has a fast running speed and is less prone to short circuit and open circuit.
- the self-aligned process in the embodiment of the present invention can minimize the overlap of the gate 22 and the source and drain, and the size of the channel 28 can be precisely controlled, which can significantly reduce the channel size and improve device performance.
- the metal 29 deposited on the photoresist 65 and the photoresist 65 located in the gate region, the gate lead region and the storage capacitor region are stripped to expose the gate region and the gate lead region.
- an etch stop layer of the storage capacitor region which is a metal stripping process, as shown in FIG.
- the photoresist 65 and the metal 29 deposited thereon are simultaneously removed, and the removal efficiency is high.
- a photoresist 66 for covering the gate region and the source/drain region is coated on the side of the substrate 21, and is exposed and developed from the front surface of the second mask to expose part of the source and drain metal. 23 is shown.
- the size of the exposed source drain metal depends on the source and drain size to be formed.
- the exposed source and drain metal, the metal oxide layer aligned with the source and drain metal, and the etch barrier layer, the metal oxide layer, and the deposition layer in the gate lead region and the storage capacitor region are removed.
- an etch barrier layer located in the gate lead region and the storage capacitor region is first removed to expose a metal oxide layer located in the gate lead region and the storage capacitor region, as shown in FIG.
- step S203 a passivation layer is deposited, and a source drain contact via lead, a gate contact via lead, and another capacitor of the storage capacitor are fabricated.
- the embodiment of the present invention deposits a passivation layer 31 for covering the gate region, the source/drain region, the gate lead region, and the storage capacitor region on the side of the substrate 21.
- the passivation layer 31 covers the source and drain electrodes 30 of the thin film transistor pixel unit, the etch barrier layer in the channel region, and the exposed gate insulating layer.
- an embodiment of the present invention etches a passivation layer located in a source/drain region and a gate lead region via a third mask, thereby forming a source/drain contact via that is directly through the source and drain 30.
- 32 and the gate contact via 33 The gate insulating layer is further etched in the gate contact via 33 to bring the conductive material deposited in the subsequent process into contact with the gate lead metal layer 23.
- the cross-section of the source-drain contact via 32 and the gate contact via 33 has an inverted trapezoid shape so that the subsequent process fills the conductive material.
- the embodiment of the present invention deposits a conductive material 34 on the source/drain contact via 32, the gate contact via 33, and the passivation layer 31 on the storage capacitor region which have been formed in the foregoing steps.
- the conductive material 34 may be a transparent conductive material such as ITO or the like.
- FIG. 30 in order to form a pixel electrode and a storage capacitor, another electrode 35, photolithography is performed here using a fourth mask. In this way, only four masks that do not require critical alignment are used in the fabrication of the thin film transistor pixel unit, thereby improving the yield and reducing the cost.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
Claims (9)
- 一种薄膜晶体管的制造方法,其特征在于,所述方法包括以下步骤:将栅极金属层作为掩膜,从基板背部曝光、显影,使薄膜晶体管的沟道与栅极自对位;经由金属剥离工艺,形成与栅极自对准的源漏极;沉积钝化层,并制作源漏极接触过孔引线;其中,所述沟道为与薄膜晶体管的栅极对位的金属氧化物层。
- 如权利要求1所述的方法,其特征在于,所述将栅极金属层作为掩膜,从基板背部曝光、显影,使薄膜晶体管的沟道与栅极自对位的步骤具体为:于基板上形成栅极金属层、栅极绝缘层、金属氧化物层和刻蚀阻挡层;于所述刻蚀阻挡层上涂布光刻胶,将所述栅极金属层作为掩膜,从所述基板背部曝光、显影,以暴露栅极区以外的刻蚀阻挡层,并保留位于所述栅极区的光刻胶;移除所述栅极区以外的刻蚀阻挡层,以暴露与该刻蚀阻挡层对位的金属氧化物层,并形成与薄膜晶体管的栅极自对位的沟道。
- 如权利要求2所述的方法,其特征在于,所述经由金属剥离工艺,形成与栅极自对准的源漏极的步骤具体为:在位于所述栅极区的光刻胶及其两侧同时沉积金属,并使所述金属覆盖金属氧化物层,以形成与所述栅极自对准的源漏极金属;剥离沉积于所述光刻胶的金属以及位于所述栅极区的光刻胶,以暴露位于沟道区的刻蚀阻挡层;涂布用以覆盖所述栅极区和源漏极区的光刻胶,用一掩膜板从正面曝光、显影,以使部分源漏极金属暴露;移除暴露的源漏极金属以及与该源漏极金属对位的金属氧化物层,以形成薄膜晶体管的源漏极,之后移除覆盖所述栅极区和源漏极区的光刻胶。
- 如权利要求3所述的方法,其特征在于,所述沉积钝化层,并制作源漏极接触过孔引线的步骤具体为:于所述基板一侧沉积用以覆盖所述栅极和源漏极的钝化层;刻蚀所述钝化层,以形成源漏极接触过孔;于所述源漏极接触过孔内沉积导电材料,以形成源漏极接触过孔引线。
- 一种薄膜晶体管像素单元的制造方法,其特征在于,所述方法包括以下步骤:将栅极金属层、栅极引线金属层和存储电容电极金属层作为掩膜,从基板背部曝光、显影,使薄膜晶体管的沟道与栅极自对位;经由金属剥离工艺,形成与栅极自对准的源漏极;沉积钝化层,并制作源漏极接触过孔引线、栅极接触过孔引线和存储电容另一个电极;其中,所述沟道为与薄膜晶体管的栅极对位的金属氧化物层。
- 如权利要求5所述的方法,其特征在于,所述将栅极金属层、栅极引线金属层和存储电容电极金属层作为掩膜,从基板背部曝光、显影,使薄膜晶体管的沟道与栅极自对位的步骤具体为:于基板上制备金属层,通过光刻形成栅极金属层、栅极引线金属层和存储电容电极金属层;于所述基板一侧依次沉积用以覆盖所述栅极金属层、栅极引线金属层和存储电容电极金属层的栅极绝缘层、金属氧化物层和刻蚀阻挡层;于所述刻蚀阻挡层上涂布光刻胶,将所述栅极金属层、栅极引线金属层和存储电容电极金属层作为掩膜,从所述基板背部曝光、显影,以暴露栅极区、栅极引线区和存储电容区以外的刻蚀阻挡层,并保留位于所述栅极区、栅极引线区和存储电容区的光刻胶;移除所述栅极区、栅极引线区和存储电容区以外的刻蚀阻挡层,以暴露与该刻蚀阻挡层对位的金属氧化物层,并形成与薄膜晶体管的栅极自对位的沟道。
- 如权利要求6所述的方法,其特征在于,所述经由金属剥离工艺,形成与栅极自对准的源漏极的步骤具体为:在位于所述栅极区、栅极引线区和存储电容区的光刻胶以及各区两侧同时沉积金属,并使所述金属覆盖金属氧化物层,以在所述栅极区两侧形成与栅极自对准的源漏极金属;同时剥离沉积于所述光刻胶上的金属及位于所述栅极区、栅极引线区和存储电容区的光刻胶,以暴露位于所述栅极区、栅极引线区和存储电容区的刻蚀阻挡层;涂布用以覆盖所述栅极区和源漏极区的光刻胶,从一掩膜板正面曝光、显影,使部分源漏极金属暴露;移除暴露的源漏极金属、与该源漏极金属对位的金属氧化物层以及位于所述栅极引线区和存储电容区的刻蚀阻挡层、金属氧化物层和沉积于该金属氧化物层上的金属,以形成薄膜晶体管的源漏极,之后移除覆盖所述栅极区和源漏极区的光刻胶。
- 如权利要求7所述的方法,其特征在于,所述沉积钝化层,并制作源漏极接触过孔引线、栅极接触过孔引线和存储电容另一个电极的步骤具体为:于所述基板一侧沉积用以覆盖所述栅极区、源漏极区、栅极引线区和存储电容区的钝化层;刻蚀所述钝化层,以形成源漏极接触过孔和栅极接触过孔;于所述源漏极接触过孔、栅极接触过孔内以及位于所述存储电容区的钝化层上沉积导电材料,以形成源漏极接触过孔引线、栅极接触过孔引线和存储电容另一个电极。
- 如权利要求7或8所述的方法,其特征在于,所述移除暴露的源漏极金属、与该源漏极金属对位的金属氧化物层以及位于所述栅极引线区和存储电容区的刻蚀阻挡层、金属氧化物层和沉积于该金属氧化物层上的金属,以形成薄膜晶体管的源漏极,之后移除覆盖所述栅极区和源漏极区的光刻胶的步骤具体为:移除位于所述栅极引线区和存储电容区的刻蚀阻挡层,以暴露位于所述栅极引线区和存储电容区的金属氧化物层;移除沉积于所述金属氧化物层上、且暴露的金属,以形成薄膜晶体管的源漏极,并暴露与该金属对位的金属氧化物层;移除暴露的金属氧化物层;移除覆盖所述栅极区和源漏极区的光刻胶。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/778,920 US9679995B2 (en) | 2013-03-22 | 2013-03-22 | Method for manufacturing thin film transistor and pixel unit thereof |
PCT/CN2013/073054 WO2014146291A1 (zh) | 2013-03-22 | 2013-03-22 | 薄膜晶体管及其像素单元的制造方法 |
CN201380000479.2A CN104508807A (zh) | 2013-03-22 | 2013-03-22 | 薄膜晶体管及其像素单元的制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2013/073054 WO2014146291A1 (zh) | 2013-03-22 | 2013-03-22 | 薄膜晶体管及其像素单元的制造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014146291A1 true WO2014146291A1 (zh) | 2014-09-25 |
Family
ID=51579304
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2013/073054 WO2014146291A1 (zh) | 2013-03-22 | 2013-03-22 | 薄膜晶体管及其像素单元的制造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9679995B2 (zh) |
CN (1) | CN104508807A (zh) |
WO (1) | WO2014146291A1 (zh) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104635416A (zh) * | 2015-02-06 | 2015-05-20 | 合肥京东方光电科技有限公司 | 一种掩膜板及阵列基板的制造方法 |
WO2016179849A1 (zh) * | 2015-05-08 | 2016-11-17 | 深圳市华星光电技术有限公司 | 场效应晶体管和其制造方法及显示器 |
US9748395B2 (en) | 2015-10-15 | 2017-08-29 | Au Optronics Corporation | Thin film transistor and manufacturing method thereof |
EP3370261A4 (en) * | 2015-10-29 | 2019-09-11 | Boe Technology Group Co. Ltd. | METHOD FOR PRODUCING A THIN-LAYER TRANSISTOR, METHOD FOR PRODUCING AN ARRAY SUBSTRATE, DISPLAY TABLE, AND DISPLAY DEVICE |
CN115295609A (zh) * | 2022-08-24 | 2022-11-04 | 惠科股份有限公司 | 薄膜晶体管、薄膜晶体管的制备方法及显示面板 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9887257B2 (en) * | 2015-12-01 | 2018-02-06 | Altera Corporation | Scalable fixed-footprint capacitor structure |
CN105655257A (zh) * | 2016-01-13 | 2016-06-08 | 深圳市华星光电技术有限公司 | 薄膜晶体管结构的制造方法 |
CN109643657B (zh) * | 2017-06-22 | 2022-08-16 | 深圳市柔宇科技股份有限公司 | 阵列基板的制作设备及阵列基板的制作方法 |
WO2019132900A1 (en) * | 2017-12-27 | 2019-07-04 | Intel Corporation | Self-aligned capacitors in embedded dynamic random access memory (edram) one transistor-one capacitor (1t-1c) unit cells |
WO2019132894A1 (en) * | 2017-12-27 | 2019-07-04 | Intel Corporation | Self-aligned source electrode and drain electrode for thin film transistors |
CN113161291B (zh) * | 2021-04-08 | 2022-11-15 | 北海惠科光电技术有限公司 | 阵列基板制作方法及阵列基板 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101488459A (zh) * | 2009-02-13 | 2009-07-22 | 北京大学深圳研究生院 | 一种自对准的金属氧化物薄膜晶体管的制作方法 |
CN101533779A (zh) * | 2009-04-03 | 2009-09-16 | 北京大学深圳研究生院 | 一种薄膜晶体管及图像显示装置的制作方法 |
US8119463B2 (en) * | 2008-12-05 | 2012-02-21 | Electronics And Telecommunications Research Institute | Method of manufacturing thin film transistor and thin film transistor substrate |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100393324B1 (ko) * | 1998-06-19 | 2003-07-31 | 띤 필름 일렉트로닉스 에이에스에이 | 집적 무기/유기 보상 박막 트랜지스터 회로 및 그 제조방법 |
-
2013
- 2013-03-22 CN CN201380000479.2A patent/CN104508807A/zh active Pending
- 2013-03-22 US US14/778,920 patent/US9679995B2/en active Active
- 2013-03-22 WO PCT/CN2013/073054 patent/WO2014146291A1/zh active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8119463B2 (en) * | 2008-12-05 | 2012-02-21 | Electronics And Telecommunications Research Institute | Method of manufacturing thin film transistor and thin film transistor substrate |
CN101488459A (zh) * | 2009-02-13 | 2009-07-22 | 北京大学深圳研究生院 | 一种自对准的金属氧化物薄膜晶体管的制作方法 |
CN101533779A (zh) * | 2009-04-03 | 2009-09-16 | 北京大学深圳研究生院 | 一种薄膜晶体管及图像显示装置的制作方法 |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104635416A (zh) * | 2015-02-06 | 2015-05-20 | 合肥京东方光电科技有限公司 | 一种掩膜板及阵列基板的制造方法 |
CN104635416B (zh) * | 2015-02-06 | 2018-12-25 | 合肥京东方光电科技有限公司 | 一种掩膜板及阵列基板的制造方法 |
WO2016179849A1 (zh) * | 2015-05-08 | 2016-11-17 | 深圳市华星光电技术有限公司 | 场效应晶体管和其制造方法及显示器 |
US10230001B2 (en) | 2015-05-08 | 2019-03-12 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Field effect transistor and method for manufacturing the same, and display device |
US9748395B2 (en) | 2015-10-15 | 2017-08-29 | Au Optronics Corporation | Thin film transistor and manufacturing method thereof |
EP3370261A4 (en) * | 2015-10-29 | 2019-09-11 | Boe Technology Group Co. Ltd. | METHOD FOR PRODUCING A THIN-LAYER TRANSISTOR, METHOD FOR PRODUCING AN ARRAY SUBSTRATE, DISPLAY TABLE, AND DISPLAY DEVICE |
US10475906B2 (en) | 2015-10-29 | 2019-11-12 | Boe Technology Group Co., Ltd. | Fabrication method of thin film transistor, fabrication method of array substrate, display panel, and display device |
CN115295609A (zh) * | 2022-08-24 | 2022-11-04 | 惠科股份有限公司 | 薄膜晶体管、薄膜晶体管的制备方法及显示面板 |
Also Published As
Publication number | Publication date |
---|---|
CN104508807A (zh) | 2015-04-08 |
US20160049500A1 (en) | 2016-02-18 |
US9679995B2 (en) | 2017-06-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2014146291A1 (zh) | 薄膜晶体管及其像素单元的制造方法 | |
WO2014085971A1 (zh) | 一种金属氧化物tft器件及制造方法 | |
WO2014121469A1 (zh) | 一种薄膜晶体管及其像素单元的制造方法 | |
WO2012071878A1 (zh) | 一种晶体管的制造方法 | |
WO2017054250A1 (zh) | 一种tft阵列基板及其制作方法 | |
WO2017067062A1 (zh) | 一种双栅极薄膜晶体管及其制作方法、以及阵列基板 | |
WO2016119280A1 (zh) | 氧化物薄膜晶体管及其制作方法 | |
WO2017054191A1 (zh) | 一种tft阵列基板及其制作方法 | |
WO2016058172A1 (zh) | 一种coa基板及其制作方法 | |
WO2017024573A1 (zh) | 一种阵列基板及其制作方法 | |
WO2020082623A1 (zh) | 薄膜晶体管及其制造方法 | |
WO2017140015A1 (zh) | 双栅极tft阵列基板及制作方法 | |
WO2018032558A1 (zh) | 一种阵列基板及其制作方法 | |
WO2016078112A1 (zh) | 薄膜晶体管基板的制作方法及制造设备 | |
WO2017071054A1 (zh) | 一种显示面板及其制造方法 | |
WO2016090690A1 (zh) | 一种ltps像素单元及其制造方法 | |
WO2017128597A1 (zh) | 液晶显示面板、tft基板及其制造方法 | |
WO2019109443A1 (zh) | 阵列基板及其制备方法 | |
WO2013020470A1 (zh) | 半导体器件及其制造方法 | |
WO2019071675A1 (zh) | 一种薄膜晶体管及其制作方法 | |
WO2015085618A1 (zh) | 薄膜晶体管阵列基板、制造方法及液晶显示装置 | |
WO2017173713A1 (zh) | 一种阵列基板及液晶显示面板 | |
JPS60103677A (ja) | 薄膜トランジスタの製造方法 | |
WO2019051864A1 (zh) | 主动阵列开关的制造方法 | |
WO2016004633A1 (zh) | 阵列基板的制作方法、阵列基板及液晶显示装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13878584 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14778920 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205 DATED 27.11.2015) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13878584 Country of ref document: EP Kind code of ref document: A1 |