WO2014054609A1 - 半導体回路基板およびそれを用いた半導体装置並びに半導体回路基板の製造方法 - Google Patents
半導体回路基板およびそれを用いた半導体装置並びに半導体回路基板の製造方法 Download PDFInfo
- Publication number
- WO2014054609A1 WO2014054609A1 PCT/JP2013/076645 JP2013076645W WO2014054609A1 WO 2014054609 A1 WO2014054609 A1 WO 2014054609A1 JP 2013076645 W JP2013076645 W JP 2013076645W WO 2014054609 A1 WO2014054609 A1 WO 2014054609A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor
- conductor portion
- circuit board
- semiconductor element
- less
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 224
- 238000004519 manufacturing process Methods 0.000 title claims description 9
- 239000000758 substrate Substances 0.000 claims abstract description 127
- 239000004020 conductor Substances 0.000 claims abstract description 126
- 230000003746 surface roughness Effects 0.000 claims abstract description 10
- 239000000463 material Substances 0.000 claims description 68
- 229910052751 metal Inorganic materials 0.000 claims description 47
- 239000002184 metal Substances 0.000 claims description 47
- 239000010949 copper Substances 0.000 claims description 30
- 229910052802 copper Inorganic materials 0.000 claims description 29
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 26
- 239000000919 ceramic Substances 0.000 claims description 22
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 16
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 16
- 238000005530 etching Methods 0.000 claims description 13
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 10
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 10
- 239000011347 resin Substances 0.000 claims description 10
- 229920005989 resin Polymers 0.000 claims description 10
- 238000012545 processing Methods 0.000 claims description 6
- 238000005498 polishing Methods 0.000 claims description 5
- 229910000838 Al alloy Inorganic materials 0.000 claims description 4
- 229910000881 Cu alloy Inorganic materials 0.000 claims description 4
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 4
- 230000020169 heat generation Effects 0.000 abstract description 9
- 238000000034 method Methods 0.000 description 63
- 238000005219 brazing Methods 0.000 description 26
- 230000017525 heat dissipation Effects 0.000 description 18
- 238000003756 stirring Methods 0.000 description 15
- 238000003466 welding Methods 0.000 description 11
- 230000008569 process Effects 0.000 description 10
- 238000005304 joining Methods 0.000 description 9
- 238000002844 melting Methods 0.000 description 9
- 230000008018 melting Effects 0.000 description 9
- 229910000679 solder Inorganic materials 0.000 description 9
- 238000012360 testing method Methods 0.000 description 8
- 238000013001 point bending Methods 0.000 description 7
- 238000001514 detection method Methods 0.000 description 6
- 238000007517 polishing process Methods 0.000 description 6
- 238000012546 transfer Methods 0.000 description 6
- 238000003825 pressing Methods 0.000 description 5
- 230000000052 comparative effect Effects 0.000 description 4
- 238000001816 cooling Methods 0.000 description 4
- 230000007547 defect Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000006872 improvement Effects 0.000 description 4
- 229910052738 indium Inorganic materials 0.000 description 4
- 230000005855 radiation Effects 0.000 description 4
- 229910052718 tin Inorganic materials 0.000 description 4
- 238000000227 grinding Methods 0.000 description 3
- 229910017944 Ag—Cu Inorganic materials 0.000 description 2
- 229910017945 Cu—Ti Inorganic materials 0.000 description 2
- 238000002788 crimping Methods 0.000 description 2
- 230000002950 deficient Effects 0.000 description 2
- 230000005496 eutectics Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 230000001678 irradiating effect Effects 0.000 description 2
- 230000013011 mating Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 238000001028 reflection method Methods 0.000 description 2
- 239000007790 solid phase Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 239000000843 powder Substances 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0207—Cooling of mounted components using internal conductor planes parallel to the surface for thermal conduction, e.g. power planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B37/00—Joining burned ceramic articles with other burned ceramic articles or other articles by heating
- C04B37/02—Joining burned ceramic articles with other burned ceramic articles or other articles by heating with metallic articles
- C04B37/023—Joining burned ceramic articles with other burned ceramic articles or other articles by heating with metallic articles characterised by the interlayer used
- C04B37/026—Joining burned ceramic articles with other burned ceramic articles or other articles by heating with metallic articles characterised by the interlayer used consisting of metals or metal salts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
- H05K1/092—Dispersed materials, e.g. conductive pastes or inks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/26—Cleaning or polishing of the conductive pattern
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2235/00—Aspects relating to ceramic starting mixtures or sintered ceramic products
- C04B2235/02—Composition of constituents of the starting material or of secondary phases of the final product
- C04B2235/30—Constituents and secondary phases not being of a fibrous nature
- C04B2235/40—Metallic constituents or additives not added as binding phase
- C04B2235/407—Copper
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2235/00—Aspects relating to ceramic starting mixtures or sintered ceramic products
- C04B2235/65—Aspects relating to heat treatments of ceramic bodies such as green ceramics or pre-sintered ceramics, e.g. burning, sintering or melting processes
- C04B2235/658—Atmosphere during thermal treatment
- C04B2235/6581—Total pressure below 1 atmosphere, e.g. vacuum
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2235/00—Aspects relating to ceramic starting mixtures or sintered ceramic products
- C04B2235/70—Aspects relating to sintered or melt-casted ceramic products
- C04B2235/96—Properties of ceramic products, e.g. mechanical properties such as strength, toughness, wear resistance
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2235/00—Aspects relating to ceramic starting mixtures or sintered ceramic products
- C04B2235/70—Aspects relating to sintered or melt-casted ceramic products
- C04B2235/96—Properties of ceramic products, e.g. mechanical properties such as strength, toughness, wear resistance
- C04B2235/9607—Thermal properties, e.g. thermal expansion coefficient
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/02—Aspects relating to interlayers, e.g. used to join ceramic articles with other articles by heating
- C04B2237/12—Metallic interlayers
- C04B2237/125—Metallic interlayers based on noble metals, e.g. silver
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/02—Aspects relating to interlayers, e.g. used to join ceramic articles with other articles by heating
- C04B2237/12—Metallic interlayers
- C04B2237/126—Metallic interlayers wherein the active component for bonding is not the largest fraction of the interlayer
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/02—Aspects relating to interlayers, e.g. used to join ceramic articles with other articles by heating
- C04B2237/12—Metallic interlayers
- C04B2237/126—Metallic interlayers wherein the active component for bonding is not the largest fraction of the interlayer
- C04B2237/127—The active component for bonding being a refractory metal
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/30—Composition of layers of ceramic laminates or of ceramic or metallic articles to be joined by heating, e.g. Si substrates
- C04B2237/32—Ceramic
- C04B2237/34—Oxidic
- C04B2237/343—Alumina or aluminates
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/30—Composition of layers of ceramic laminates or of ceramic or metallic articles to be joined by heating, e.g. Si substrates
- C04B2237/32—Ceramic
- C04B2237/36—Non-oxidic
- C04B2237/366—Aluminium nitride
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/30—Composition of layers of ceramic laminates or of ceramic or metallic articles to be joined by heating, e.g. Si substrates
- C04B2237/32—Ceramic
- C04B2237/36—Non-oxidic
- C04B2237/368—Silicon nitride
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/50—Processing aspects relating to ceramic laminates or to the joining of ceramic articles with other articles by heating
- C04B2237/70—Forming laminates or joined articles comprising layers of a specific, unusual thickness
- C04B2237/704—Forming laminates or joined articles comprising layers of a specific, unusual thickness of one or more of the ceramic layers or articles
-
- C—CHEMISTRY; METALLURGY
- C04—CEMENTS; CONCRETE; ARTIFICIAL STONE; CERAMICS; REFRACTORIES
- C04B—LIME, MAGNESIA; SLAG; CEMENTS; COMPOSITIONS THEREOF, e.g. MORTARS, CONCRETE OR LIKE BUILDING MATERIALS; ARTIFICIAL STONE; CERAMICS; REFRACTORIES; TREATMENT OF NATURAL STONE
- C04B2237/00—Aspects relating to ceramic laminates or to joining of ceramic articles with other articles by heating
- C04B2237/50—Processing aspects relating to ceramic laminates or to the joining of ceramic articles with other articles by heating
- C04B2237/86—Joining of two substrates at their largest surfaces, one surface being complete joined and covered, the other surface not, e.g. a small plate joined at it's largest surface on top of a larger plate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/4807—Ceramic parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/29124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/1033—Gallium nitride [GaN]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/0929—Conductive planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09745—Recess in conductor, e.g. in pad or in metallic substrate
Definitions
- the present invention relates to a semiconductor circuit board, a semiconductor device using the same, and a method for manufacturing the semiconductor circuit board.
- ⁇ Semiconductor chips used for electronic control are becoming smaller and the amount of heat generated from the chips is steadily increasing. For this reason, it is important to improve heat dissipation in a semiconductor circuit board (including a module) on which a semiconductor chip is mounted. This is because, even if only one point on the chip exceeds the intrinsic temperature of the semiconductor chip, the resistance changes to a negative negative temperature coefficient, causing a thermal runaway where power is concentrated and instantaneously. It is because it destroys. In other words, it is required to perform a heat dissipation design considering a margin commensurate with the power loss of the chip.
- Rth is a thermal resistance
- L is a heat transfer path
- k is a thermal conductivity
- A is a heat dissipation area.
- the thermal resistance (Rth) decreases as the heat transfer path (L) is shorter and as the thermal conductivity (k) and the heat radiation area (A) are larger.
- the heat transfer path (L) generally corresponds to the thickness of the circuit board.
- a general semiconductor device using a semiconductor chip has contact between different materials, and a heat transfer path is chip ⁇ solder ⁇ electrode circuit material ⁇ insulating substrate ⁇ back metal plate ⁇ solder ⁇ heat dissipation member (heat sink).
- the parts other than the heat radiating member are insulated circuit boards. In other words, unless the heat dissipation performance of the insulating circuit board that occupies most of the heat transfer path is excellent, the performance of the semiconductor device cannot be improved.
- SiC chips are said to be usable up to 600 ° C, while the operating temperature is 125 to 150 ° C, which is the mainstream of Si chips. It is one.
- Patent Document 1 proposes to use an Ag—Cu brazing material instead of the high melting point soldering material.
- a method of directly bonding a semiconductor chip to an electrode circuit material without using a bonding material such as a brazing material leads to shortening of the heat transfer path (L).
- a method of increasing the heat radiation area (A) by increasing the thickness of the electrode circuit material and performing heat radiation not only in the vertical direction but also in the lateral direction leads to shortening of the heat transfer path (L).
- the double-sided cooling method in which cooling is performed from both sides of the semiconductor chip also increases the heat radiation area (A).
- the present invention is to cope with such a problem and to provide a semiconductor circuit board having good heat dissipation.
- the semiconductor circuit board of the present invention is a semiconductor circuit board in which a conductor portion is provided on an insulating substrate, and the surface roughness of the semiconductor element mounting portion of the conductor portion is 0.3 ⁇ m or less in terms of arithmetic average roughness Ra.
- the point average roughness Rzjis is 2.5 ⁇ m or less
- the maximum height Rz is 2.0 ⁇ m or less
- the arithmetic average waviness Wa is 0.5 ⁇ m or less.
- the thickness of the insulating substrate is t1
- the thickness of the conductor portion is t2
- the cross-sectional angle of the side surface end portion of the conductor portion is 45 ° or less.
- the conductor portion is made of a metal plate
- the insulating substrate is made of a ceramic substrate
- the bonding layer that joins the metal plate and the ceramic substrate has a protruding area (width) from the metal plate of 0.2 mm or less. preferable.
- the insulating substrate is preferably composed of any one of an alumina substrate, an aluminum nitride substrate, a silicon nitride substrate, and an insulating resin substrate. Moreover, it is preferable that a conductor part consists of any 1 type of copper, a copper alloy, aluminum, and an aluminum alloy.
- the semiconductor device according to the present invention is characterized in that a semiconductor element is mounted on a conductor portion of a semiconductor circuit board according to the present invention. Moreover, it is preferable that a semiconductor element is 1 or more types selected from a Si element, a GaN element, and a SiC element. Moreover, it is preferable that the semiconductor element is bonded to the conductive portion via a bonding material. Moreover, it is preferable that the semiconductor element is directly bonded to the conductor portion without using a bonding material.
- the method for manufacturing a semiconductor circuit board according to the present invention includes a conductor part forming step of forming a conductor part on an insulating substrate, and a surface roughness of the semiconductor element mounting part of the conductor part in an arithmetic average roughness Ra of 0.3 ⁇ m. And a surface processing step in which the ten-point average roughness Rzjis is 2.5 ⁇ m or less, the maximum height Rz is 2.0 ⁇ m or less, and the arithmetic average waviness Wa is 0.5 ⁇ m or less. It is what.
- the surface processing step is preferably a polishing step.
- polishing process is an etching process.
- polishing process is press work.
- the semiconductor circuit board of the present invention has excellent heat dissipation because the flatness of the semiconductor element mounting portion of the conductor portion is greatly improved.
- heat dissipation can be improved in a semiconductor device including a semiconductor element.
- when mounting a semiconductor element it can respond to both the case where a bonding material is used and the case where a bonding material is not used.
- the semiconductor circuit board according to the present invention is a semiconductor circuit board in which a conductor portion is provided on an insulating substrate, and the surface roughness of the semiconductor element mounting portion of the conductor portion is an arithmetic average roughness of Ra 0.3 ⁇ m or less.
- the point average roughness Rzjis is 2.5 ⁇ m or less, the maximum height is Rz 2.0 ⁇ m or less, and the arithmetic average waviness Wa is 0.5 ⁇ m or less.
- FIG. 1 shows an embodiment of a semiconductor circuit board according to the present invention.
- reference numeral 1 is a semiconductor circuit board
- 2 is an insulating substrate
- 3 is a conductor portion
- 4 is a conductor portion (back conductor portion)
- 5 is an insulating substrate and a conductor portion. It is a bonding layer.
- the insulating substrate is not particularly limited as long as the insulating property between the conductor portion 3 and the conductor portion 4 provided on both surfaces can be secured, but the insulating substrate is an alumina substrate, an aluminum nitride substrate, It is preferably composed of any one of a silicon nitride substrate and an insulating resin substrate. Since the alumina substrate, the aluminum nitride substrate, the silicon nitride substrate, and the insulating resin substrate all have excellent insulating properties, they can be used even if the substrate thickness is reduced to 1.5 mm or less. Of these, a silicon nitride substrate is preferable. For example, as shown in Japanese Patent No.
- the silicon nitride substrate has a three-point bending strength of 500 MPa or more and a thermal conductivity of 50 W / m ⁇ K or more. Excellent ones have been developed.
- a silicon nitride substrate exhibits excellent durability even when the operating temperature is as high as 200 ° C. or higher, as in the SiC element described later. Further, if the substrate is used at a high temperature of 200 ° C. or higher, it is preferable to use a ceramic substrate such as an alumina substrate or an aluminum nitride substrate, not limited to a silicon nitride substrate, because it has excellent heat resistance.
- the conductor portion is made of any one of copper, copper alloy, aluminum, and aluminum alloy. These metals are preferable because of their excellent conductivity. Moreover, since heat conductivity is also high, it is excellent also in heat dissipation. Moreover, it is preferable that a conductor part is a metal plate which consists of either 1 type of copper, a copper alloy, aluminum, and an aluminum alloy. Moreover, it is preferable that the conductor part 3 and the conductor part 4 are joined to the insulating substrate 2 via the joining layer 5. The conductor portion may be bonded to the insulating substrate without using a bonding layer. If a ceramic substrate is used as the insulating substrate as described above, a joining method such as an active metal joining method using a brazing material or a direct joining method not using a brazing material can be applied.
- the surface roughness of the semiconductor element mounting portion of the conductor portion is 0.3 ⁇ m or less in terms of arithmetic average roughness Ra, 2.5 ⁇ m or less in terms of ten-point average roughness Rzjis, and the maximum height Rz is 2.0 ⁇ m or less, and arithmetic mean waviness Wa is 0.5 ⁇ m or less.
- the arithmetic average roughness Ra, the ten-point average roughness Rzjis, the maximum height Rz of 2.0 ⁇ m or less, and the arithmetic average waviness Wa are based on the provisions of JIS-B-0601 (2001).
- the maximum height Rz in JIS-B-0601 (2001) corresponds to Ry in JIS-B-0601 (1994).
- the ten-point average roughness Rzjis in JIS-B-0601 (2001) corresponds to Rz in JIS-B-0601 (1994).
- the surface roughness of the semiconductor element mounting portion of the conductor portion is 0.3 ⁇ m or less in arithmetic average roughness Ra, 2.5 ⁇ m or less in ten-point average roughness Rzjis, and 2.0 ⁇ m or less in maximum height Rz.
- the arithmetic average waviness Wa being 0.5 ⁇ m or less means that the flatness of the semiconductor element mounting portion of the conductor portion is very excellent.
- the amount of heat generation is expected to increase as the performance of semiconductor elements increases.
- the junction temperature of Si elements is being increased to 150 to 170 ° C.
- the GaN device or SiC device is expected to have a junction temperature of 300 to 400 ° C.
- the actual use temperature is lower than the junction temperature, but tends to be higher than that of a general Si device.
- the flatness of the semiconductor element mounting portion of the conductor portion is very excellent, even if the distortion of the conductor portion due to thermal expansion occurs, the distortion can be made uniform, so that the semiconductor element is displaced or peeled off, etc. Can be suppressed.
- the adhesion between the conductor portion and the semiconductor element is improved, and generation of unreacted portions and gaps (unjoined portions) that appear as defects in the bond between the conductor portion and the semiconductor element can be suppressed.
- generation of unreacted portions and gaps can be suppressed.
- the surface roughness of the semiconductor element mounting portion of the conductor portion is an arithmetic average roughness Ra of 0.1 ⁇ m or less, a ten-point average roughness Rzjis of 2.0 ⁇ m or less, and a maximum height Rz of 1.2 ⁇ m or less,
- the arithmetic average waviness Wa is preferably 0.1 ⁇ m or less.
- the thickness of the insulating substrate is t1
- the thickness of the conductor portion is t2
- semiconductor elements such as Si elements, GaN elements, and SiC elements. In either case, the amount of heat generation tends to increase with higher output.
- the conductor portion having high thermal conductivity has a certain thickness. It is preferable that t1 ⁇ 1.5 mm, more preferably 0.1 mm ⁇ t1 ⁇ 0.8 mm.
- the thickness t1 of the insulating substrate is less than 0.1 mm, the insulation between the conductor portion 3 and the conductor portion 4 may not be ensured.
- the thickness t1 of the insulating substrate exceeds 1.5 mm, the insulating substrate itself becomes a thermal resistor, and heat dissipation as a semiconductor circuit substrate is reduced.
- the thickness t2 of the conductor part is preferably 1 ⁇ t2 / t1 ⁇ 10.
- the conductor part (conductor part 4) on the back side also has the same thickness relationship as that of the insulating substrate.
- FIG. 2 shows an example of a semiconductor circuit board in which the side end portion of the conductor portion is angled.
- reference numeral 1 is a semiconductor circuit board
- 2 is an insulating substrate
- 3 is a conductor portion
- 4 is a conductor portion (back conductor portion)
- 5 is an insulating substrate and a conductor portion.
- Reference numeral 6 denotes a bonding layer
- 6 denotes a protruding region (width) of the bonding layer
- ⁇ denotes an angle of a side surface end portion of the conductor portion.
- the conductor portion is distorted by thermal expansion.
- the cross-sectional angle ⁇ of the side end portion of the conductor portion is reduced to 45 ° or less, distortion due to thermal expansion of the side end portion of the conductor portion can be reduced.
- the distortion at the side end portion of the conductor portion can be reduced, peeling between the insulating substrate and the conductor portion can be suppressed.
- the conductor portion is made of a metal plate
- the insulating substrate is made of a ceramic substrate
- the bonding layer that joins the metal plate and the ceramic substrate has a protruding area (width) from the metal plate of 0.2 mm or less.
- the protruding region 6 of the bonding layer is a bonding layer that protrudes from the side edge of the metal plate at the bonding surface between the ceramic substrate and the metal plate.
- FIG. 3 and 4 show another embodiment of the semiconductor circuit board of the present invention.
- the reference numerals in the figure are the same as those in FIG.
- FIG. 3 shows the conductor portion 3 formed in a convex shape
- FIG. 4 shows the conductor portion 3 formed in a concave shape.
- the semiconductor element mounting portion of the conductor portion may be a portion having the highest convex surface or a step portion.
- the semiconductor element mounting portion of the conductor portion may be the lowest or the highest portion of the recess.
- the surface roughness of the semiconductor element conductor portion is 0.3 ⁇ m or less in arithmetic average roughness Ra, 2.5 ⁇ m or less in ten-point average roughness Rzjis, 2.0 ⁇ m or less in maximum height Rz,
- an arithmetic average waviness Wa is set to be a flat surface of 0.5 ⁇ m or less.
- the convex conductive part as shown in FIG. 3 by mounting the semiconductor element on the highest part of the convex surface of the conductive part, the thermal expansion of the end part of the conductive part can be mitigated. Peeling can be suppressed. Further, in the case of the concave conductive portion as shown in FIG. 4, the heat of the semiconductor element can be efficiently radiated through the conductor portion by mounting the semiconductor element at the lowest portion of the concave portion of the conductive portion.
- the thickness t2 of the conductor portion is t2 at the thickest portion of the conductor portion. Also in the case of a concave conductor portion as shown in FIG. 4, the thickness t2 of the conductor portion is t2 at the thickest portion of the conductor portion.
- the semiconductor element mounting portion of the conductor portion has excellent flatness, even if the heat generation amount of the semiconductor element increases, the distortion of the conductor portion can be suppressed, so that the semiconductor element is peeled off. Etc. can be suppressed. Therefore, the reliability of the semiconductor device using the semiconductor circuit board of the present invention can be improved.
- a semiconductor element used for a semiconductor device it can be applied to various semiconductor elements such as a Si element, a GaN element, a SiC element, and a thermoelectric element.
- a Si element, a GaN element, and a SiC element is preferable.
- the junction temperature of Si elements is being increased to 150 to 170 ° C.
- the GaN device or SiC device is expected to have a junction temperature of 300 to 400 ° C.
- the semiconductor element is in a direction in which the use temperature is as high as 130 ° C. or higher, or 200 ° C. or higher.
- FIG. 5 shows an embodiment of a semiconductor device in which the semiconductor element 7 is mounted via the bonding layer 8.
- FIG. 6 shows an example of a semiconductor device in which the semiconductor element 7 is mounted without using a bonding layer.
- reference numeral 1 is a semiconductor circuit substrate (semiconductor device), 2 is an insulating substrate, 3 is a conductor portion, 4 is a conductor portion (back conductor portion), and 5 is insulated. 1 is a bonding layer between the conductive substrate and the conductor, 7 is a semiconductor element, and 8 is a bonding layer for bonding the semiconductor element.
- Examples of the bonding material used when the semiconductor element has a structure in which the semiconductor element is bonded to the conductive portion via the bonding material include solder, active metal brazing material, and heat conductive resin.
- the solder is preferably lead-free solder, and preferably has a melting point 100 ° C. higher than the operating temperature of the semiconductor element.
- the active metal brazing material is an Ag—Cu alloy brazing material containing at least one active metal selected from Ti, Zr, and Hf.
- the active metal brazing material is preferably 1 to 6% by mass of active metal, 10 to 35% by mass of Cu, and the balance Ag, and if necessary, 10 to 20% by mass of In or Sn may be added. . Since the active metal brazing material has a high melting point of 700 ° C. or higher, it is possible to maintain a strong bond even when the operating temperature of the semiconductor element is 200 ° C. or higher.
- a pressure bonding method a friction stir welding method (FSW: Friction Stir Welding), or a room temperature bonding method can be used.
- FSW Friction Stir Welding
- the above-described pressure bonding method is a method in which a semiconductor element is brought into contact with a semiconductor element mounting portion of a conductor portion, and the semiconductor element is pressed and joined at a constant pressure. Further, if necessary, the bonding may be performed by pressing at a constant pressure while applying heat, or by irradiating the bonding surface with an Ar beam or the like in a vacuum to activate the surface.
- the friction stir welding method is a method in which either one of the semiconductor element and the semiconductor circuit board is pressed against a mating member while rotating, and the frictional heat and the stirring force are used to join. Since frictional heat and stirring force are used, solid phase bonding using plastic flow can be performed without melting the base material.
- the semiconductor element and the conductor part are directly bonded without using a bonding material as in the above-described pressure bonding method, friction stir welding method, or room temperature bonding method, a bonding failure due to peeling of the bonding material does not occur. Further, since the semiconductor element is directly joined to the conductor portion, the heat dissipation is good even if the heat generation amount of the semiconductor element is increased.
- FIG. 7 shows a semiconductor device (semiconductor circuit board) to which a heat sink is bonded.
- reference numeral 1 is a semiconductor circuit board
- 2 is an insulating substrate
- 3 is a conductor portion
- 4 is a conductor portion (back conductor portion)
- 5 is an insulating substrate and a conductor portion.
- a bonding layer 7 is a semiconductor element
- 8 is a bonding layer for bonding the semiconductor elements
- 9 is a heat sink.
- the semiconductor device of the present invention can maintain the reliability of bonding between the semiconductor element and the conductor portion while maintaining excellent heat dissipation even if the heat generation amount of the semiconductor element increases.
- the TCT characteristics of the conductive part and the insulating substrate are improved and the occurrence of peeling problems is suppressed. it can. Therefore, TCT characteristics as a semiconductor device can be greatly improved and reliability can be improved.
- the present invention can be applied to various fields such as PCU (output adjustment device), IGBT (insulated gate bipolar transistor), IPM (intelligent power module) used for inverters such as automobiles, electric vehicles, electric railway vehicles, industrial machines and air conditioners.
- PCU output adjustment device
- IGBT insulated gate bipolar transistor
- IPM intelligent power module
- the method for producing a semiconductor circuit board of the present invention is not particularly limited, but there are the following methods for efficiently obtaining a circuit board.
- the insulating substrate examples include a ceramic substrate and an insulating resin substrate.
- a ceramic substrate an alumina substrate, an aluminum nitride substrate, or a silicon nitride substrate is preferable.
- the alumina substrate has a thermal conductivity of 10 to 30 W / m ⁇ K, but has a high three-point bending strength of 400 MPa or more.
- an alumina substrate is less expensive than an aluminum nitride substrate or a silicon nitride substrate, it is effective for cost reduction.
- the aluminum nitride substrate preferably has a high thermal conductivity of 170 W / m ⁇ K or higher.
- the aluminum nitride substrate has a three-point bending strength of 250 MPa or more, which is lower than that of the alumina substrate, but can be increased to 350 to 550 MPa by improving the sintering aid component.
- the silicon nitride substrate preferably has a high thermal conductivity and high strength with a thermal conductivity of 50 W / m ⁇ K or more and a three-point bending strength of 500 MPa or more.
- the insulating resin substrate is not particularly limited as long as the insulating property can be ensured. Insulating resin substrates are less expensive than ceramic substrates.
- the insulating substrate is selected according to the heat generation amount of the semiconductor element to be mounted and the usage environment for each application. For example, a ceramic substrate is preferable when the heat generation of the element becomes high, such as a SiC element.
- the silicon nitride substrate can be made as thin as 0.4 mm or less by increasing its thermal conductivity and strength. By reducing the thickness of the substrate, it is possible to prevent the silicon nitride substrate from becoming a thermal resistor, so that heat dissipation can be further improved.
- the insulating substrate preferably has a thickness of 1.5 mm or less, more preferably 0.1 to 1.0 mm.
- the conductor part examples include a metal plate, a fired metal powder paste, a metal vapor deposition film such as a sputtered film, and a metal plating film.
- a metal plate is preferable. If it is a metal plate, it is easy to adjust the thickness ratio between the thickness t2 of the metal plate and the thickness t1 of the insulating substrate.
- the insulating substrate is a ceramic substrate
- the direct bonding method (DBC method) or the active metal brazing material method is suitable for the bonding between the metal plate and the insulating substrate.
- the insulating substrate is an insulating resin substrate
- a method of bonding with an adhesive or the like can be used.
- a convex metal plate or a concave metal plate is formed in advance. May be used, and the shape may be adjusted by etching or pressing as described later.
- a circuit shape is given to the conductive part by etching or pressing.
- the shape of the side end of the conductor and the protruding region (width) of the bonding layer are adjusted by etching.
- a polishing process for improving the flatness of the semiconductor element mounting portion is performed.
- the polishing process for improving the flatness is an etching process or a press process.
- the arithmetic average roughness Ra is 0.3 ⁇ m or less
- the ten-point average roughness Rzjis is 2.5 ⁇ m or less
- the maximum height Rz is 2.0 ⁇ m or less
- the arithmetic average waviness Wa is 0.5 ⁇ m or less.
- the polishing process for obtaining a certain flat surface has different conditions from the etching process and press process for providing the circuit shape described above.
- the polishing process for improving the flatness does not completely remove the conductor part, but processes it so that only the semiconductor element mounting part has a flat surface.
- a flat surface is formed by removing ⁇ 50 ⁇ m.
- the semiconductor element mounting portion of the conductor portion has an arithmetic average roughness Ra of 0.1 ⁇ m or less and a ten-point average roughness Rzjis of 2. Since it is preferably 0 ⁇ m or less, the maximum height Rz is 1.2 ⁇ m or less, and the arithmetic average waviness Wa is 0.1 ⁇ m or less, it is desirable to remove the conductor portion by 10 ⁇ m or more.
- the processing conditions such as etching solution, immersion or flow time are selected according to the material of the conductor and the required flatness.
- press working is performed by applying pressure to the conductor portion while heating at 700 to 860 ° C. in a vacuum with the surface of the press die as the intended flat surface. Further, by making only the semiconductor element mounting portion of the conductor portion a flat surface, it is possible to obtain a marking effect that makes it easy to identify the location where the semiconductor element is mounted.
- the flat surface may be only the semiconductor element mounting portion of the conductor portion, but it goes without saying that the entire surface of the conductor portion may be a flat surface.
- a step of mounting a semiconductor element on the obtained semiconductor circuit substrate is performed.
- the bonding between the semiconductor element and the semiconductor element mounting portion of the conductive portion may be either a method using a bonding material or a method not using a bonding material as described above.
- Examples of the bonding material used when the semiconductor element has a structure in which the semiconductor element is bonded to the conductive portion via the bonding material include solder, active metal brazing material, and heat conductive resin.
- the thickness of this bonding material is preferably 30 ⁇ m or less, and more preferably 10 ⁇ m or less. By thinning the bonding material, the effect of making the semiconductor element mounting portion flat can be obtained.
- the active metal brazing material for joining the semiconductor elements is composed of 1 to 6 wt% Ti, 10 to 35 wt% Cu, one of Sn or In, or a total of 100 wt (mass) metal components. It is preferable that the two types be 10 to 20 wt% and the balance be Ag.
- the eutectic temperature of the active metal brazing material can be lowered.
- the joining temperature can be made 650 to 800 ° C.
- the bonding temperature of the active metal brazing material made of Ag—Cu—Ti is 820 to 900 ° C.
- the bonding temperature of the active metal brazing material for bonding the semiconductor elements is set to 800 ° C. or less.
- the bonding temperature between the ceramic substrate and the copper plate can be further lowered.
- an active metal brazing material having the same composition.
- the crimping method is a method in which a semiconductor element is brought into contact with a semiconductor element mounting portion of a conductor portion and pressed and joined with a certain pressure. Further, if necessary, bonding may be performed by pressing at a constant pressure while applying heat, or by irradiating an Ar beam or the like in a vacuum to activate the surfaces.
- the friction stir welding method is a method in which either one of the semiconductor element and the semiconductor circuit substrate is pressed against a mating member while rotating, and the frictional heat and the stirring force are used to join. Since frictional heat and stirring force are used, solid phase bonding using plastic flow can be performed without melting the base material.
- Various semiconductor elements such as Si elements, GaN elements, and SiC elements can be applied.
- the semiconductor element mounting portion of the conductive portion is made flat, so that the bonding between the conductive portion and the semiconductor element is performed. Reliability can be improved.
- a portion serving as a thermal resistor is not formed on the joint surface, so that heat can be radiated efficiently. For this reason, when mounting a semiconductor element whose operating temperature is high, a method that does not involve a bonding material such as a pressure bonding method, a friction stir welding method, or a room temperature bonding method is preferable.
- the semiconductor element when the semiconductor element is bonded to the semiconductor element mounting portion of the conductive portion without using a bonding material, it is preferable to apply a load of 2 kN or more to bond the semiconductor element.
- the copper plate an oxygen-free copper plate is preferably used.
- the Vickers hardness (HV) of the oxygen-free copper plate is stipulated as 55 or more according to JIS-H-3100, and about 55 to 120.
- the upper limit of the load is preferably 20 kN or less. If the upper limit of the load exceeds 20 kN, the copper plate may be deformed. Therefore, the load is preferably 2 to 20 kN, more preferably 3 to 10 kN.
- the load can be reduced to less than 2 kN by giving the semiconductor element a movement corresponding to a rotational speed of 500 to 4000 rpm.
- the two can be bonded so that no gap is generated in the bonding portion between the semiconductor element and the semiconductor element mounting portion of the conductive portion.
- the presence or absence of a gap can be analyzed by an ultrasonic flaw detection method. Note that the ultrasonic flaw detection method is performed by a vertical flaw detection method using a pulse reflection method.
- 5 to 7 show a structure in which only one semiconductor element is mounted as an embodiment, the present invention is not limited to these, and a plurality of semiconductor elements may be mounted.
- Semiconductor elements tend to be reduced in area in consideration of yield and cost. When a small semiconductor element is mounted, even a slight joint failure with the conductor portion becomes a thermal resistor, which affects heat dissipation. In the case of a semiconductor element with a small area, in order to increase the capacity of the semiconductor device, it is necessary to connect a plurality of semiconductor elements in parallel. Even in such a case, the same effect can be obtained by making the semiconductor element mounting portion of the conductive portion for mounting the individual semiconductor elements flat. Therefore, it is also suitable for a semiconductor device on which a plurality of semiconductor elements are mounted.
- Example 3 As an insulating (ceramics) substrate (length 30 mm ⁇ width 35 mm), an alumina substrate (thickness 0.635 mm, thermal conductivity 15 W / m ⁇ K, three-point bending strength 450 MPa), aluminum nitride substrate (thickness 0.635 mm, A thermal conductivity of 180 W / m ⁇ K, a three-point bending strength of 400 MPa, and a silicon nitride substrate (thickness 0.320 mm, a thermal conductivity of 90 W / m ⁇ K, a three-point bending strength of 650 MPa) were prepared.
- the active metal brazing material used was Ti 3 wt%, Cu 30 wt% and the balance Ag, applied at a thickness of 15 ⁇ m, and heat-bonded at a temperature of 820 to 860 ° C. in a vacuum (10 ⁇ 3 Pa or less).
- the copper plate used was an oxygen-free copper plate (Vickers hardness Hv80).
- an etching resist was printed on a copper plate on the surface, an etching process was performed to form a circuit pattern, and then the etching resist was peeled off. Moreover, the edge part of the circuit pattern was etched as needed, and cross-sectional angle (theta) of the side surface edge part of a copper plate and the protrusion area
- the sizes of the obtained semiconductor circuit substrates are Samples 1 to 8 shown in Table 1.
- the semiconductor element mounting portions were processed into flat surfaces shown in Table 2 for the semiconductor circuit substrates of Samples 1 to 8.
- polishing processing method was performed by the etching process, and was set as the Example.
- polish was made into the comparative example.
- Semiconductor devices were fabricated by mounting semiconductor elements on the semiconductor element mounting portions of the conductor portions of the semiconductor circuit substrates according to Examples 1 to 10 and Comparative Examples 1 to 3.
- Table 3 shows the bonding conditions between the conductor portion and the semiconductor element. Note that an active metal brazing material was used as a method through the bonding material, and a pressure bonding method and a friction stir welding method (FSW) were used as a method without using the brazing material.
- FSW friction stir welding method
- the bonding method using the active metal brazing material is applied in a vacuum (10 ⁇ 3) using an active metal brazing material composed of Ti 3 wt%, Cu 20 wt%, Sn 8 wt%, In 8 wt%, and the remaining Ag, and having a thickness of 10 ⁇ m.
- the crimping method was performed under a load of 3 to 10 kN.
- the friction stir welding method FSW
- the semiconductor elements were joined at a load of 1 kN while rotating at a rotational speed of 1000 to 3000 rpm.
- a TCT test (thermal cycle test) was performed on each semiconductor device thus prepared.
- 2000 cycles were carried out as test 1 with -50 ° C. ⁇ 30 minutes ⁇ room temperature ⁇ 10 minutes ⁇ 155 ° C. ⁇ 30 minutes ⁇ room temperature ⁇ 10 minutes as one cycle.
- Test 2 a sample using a silicon nitride substrate as a ceramic substrate was subjected to 2000 cycles, with -50 ° C. ⁇ 30 minutes ⁇ room temperature ⁇ 10 minutes ⁇ 210 ° C. ⁇ 30 minutes ⁇ room temperature ⁇ 10 minutes as one cycle.
- the ultrasonic flaw detection method the vertical flaw detection method based on the pulse reflection method is used when the gap between the copper plate and the semiconductor element (the junction between the semiconductor element and the semiconductor element mounting portion of the copper plate) is confirmed to be defective. Those that were not confirmed were defined as non-defective products (those without defects). As a result, “ ⁇ ” indicates that there was no defect, and “X” indicates that there was a defect.
- the semiconductor device according to each example exhibits excellent TCT characteristics even in a high temperature use environment of 150 ° C. and further 200 ° C. or higher. Particularly, those using a silicon nitride substrate showed excellent characteristics. Further, in the semiconductor device according to the example, no gap was observed at the junction between the semiconductor element and the copper plate even after the completion of Test 2. In Examples 1 to 4, peeling of the copper plate was confirmed in Test 2, but the amount of peeling was smaller than that of Comparative Examples 1 and 2.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Ceramic Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Inorganic Chemistry (AREA)
- Structural Engineering (AREA)
- Organic Chemistry (AREA)
- Geometry (AREA)
- Dispersion Chemistry (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
(実施例1~10および比較例1~3)
絶縁性(セラミックス)基板(縦30mm×横35mm)として、アルミナ基板(厚さ0.635mm、熱伝導率15W/m・K、3点曲げ強度450MPa)、窒化アルミニウム基板(厚さ0.635mm、熱伝導率180W/m・K、3点曲げ強度400MPa)、窒化珪素基板(厚さ0.320mm、熱伝導率90W/m・K、3点曲げ強度650MPa)を用意した。
2…絶縁性基板
3…導体部(銅回路板)
4…導体部(裏導体部、裏回路板)
5…絶縁性基板と導体部との接合層
6…接合層のはみ出し領域(幅)
7…半導体素子
8…半導体素子を接合するための接合層
9…ヒートシンク
Claims (14)
- 絶縁性基板上に導体部を設けた半導体回路基板において、導体部の半導体素子搭載部の表面粗さが、算術平均粗さRaで0.3μm以下であり、十点平均粗さRzjisで2.5μm以下であり、最大高さRzで2.0μm以下であり、かつ算術平均うねりWaが0.5μm以下であることを特徴とする半導体回路基板。
- 前記絶縁性基板の厚さをt1、前記導体部の厚さをt2としたとき、0.1≦t2/t1≦50であることを特徴とする請求項1記載の半導体回路基板。
- 前記導体部の側面端部の断面角度が45°以下であることを特徴とする請求項1ないし請求項2のいずれか1項に記載の半導体回路基板。
- 前記導体部が金属板から成る一方、前記絶縁性基板がセラミックス基板から成り、上記金属板とセラミックス基板とを接合する接合層は上記金属板からのはみ出し領域の幅が0.2mm以下であることを特徴とする請求項1ないし請求項3のいずれか1項に記載の半導体回路基板。
- 前記絶縁性基板が、アルミナ基板、窒化アルミニウム基板、窒化珪素基板および絶縁樹脂基板のいずれか1種で構成されることを特徴とする請求項1ないし請求項4のいずれか1項に記載の半導体回路基板。
- 前記導体部が、銅、銅合金、アルミニウムおよびアルミニウム合金のいずれか1種からなることを特徴とする請求項1ないし請求項5のいずれか1項に記載の半導体回路基板。
- 請求項1ないし請求項6のいずれか1項に記載の半導体回路基板の導体部に半導体素子を搭載したことを特徴とする半導体装置。
- 前記半導体素子がSi素子、GaN素子およびSiC素子から選択される1種以上であることを特徴とする請求項7記載の半導体装置。
- 前記半導体素子が前記接合材を介して前記導電部に接合されていることを特徴とする請求項7ないし請求項8のいずれか1項に記載の半導体装置。
- 前記半導体素子が接合材を介さずに前記導体部に直接接合されていることを特徴とする請求項7ないし請求項8のいずれか1項に記載の半導体装置。
- 絶縁性基板上に導体部を形成する導体部形成工程と、上記導体部の半導体素子搭載部の表面粗さを算術平均粗さRaで0.3μm以下にし、十点平均粗さRzjisで2.5μm以下にし、最大高さRzで2.0μm以下にし、かつ算術平均うねりWaを0.5μm以下にする表面加工工程と、を具備することを特徴とする半導体回路基板の製造方法。
- 前記表面加工工程が、研磨工程であることを特徴とする請求項11記載の半導体回路基板の製造方法。
- 前記研磨工程が、エッチング工程であることを特徴とする請求項12記載の半導体回路基板の製造方法。
- 前記研磨工程が、プレス加工であることを特徴とする請求項12記載の半導体回路基板の製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/433,342 US9277639B2 (en) | 2012-10-04 | 2013-10-01 | Semiconductor circuit board, semiconductor device using the same, and method for manufacturing semiconductor circuit board |
CN201380051959.1A CN104718615B (zh) | 2012-10-04 | 2013-10-01 | 半导体电路板及其制造方法和使用其的半导体装置 |
JP2014539744A JP6359455B2 (ja) | 2012-10-04 | 2013-10-01 | 半導体回路基板およびそれを用いた半導体装置並びに半導体回路基板の製造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012-222239 | 2012-10-04 | ||
JP2012222239 | 2012-10-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014054609A1 true WO2014054609A1 (ja) | 2014-04-10 |
Family
ID=50434935
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2013/076645 WO2014054609A1 (ja) | 2012-10-04 | 2013-10-01 | 半導体回路基板およびそれを用いた半導体装置並びに半導体回路基板の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US9277639B2 (ja) |
JP (1) | JP6359455B2 (ja) |
CN (1) | CN104718615B (ja) |
WO (1) | WO2014054609A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2991105A4 (en) * | 2013-04-26 | 2016-12-07 | Kyocera Corp | COMPOSITE LAMINATE AND ELECTRONIC DEVICE |
JPWO2018021472A1 (ja) * | 2016-07-28 | 2019-05-23 | 株式会社東芝 | 接合体、回路基板、および半導体装置 |
JP2020113686A (ja) * | 2019-01-16 | 2020-07-27 | 三菱マテリアル株式会社 | ヒートシンク付き絶縁回路基板の製造方法及びヒートシンク付き絶縁回路基板 |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6139329B2 (ja) * | 2013-08-16 | 2017-05-31 | 日本碍子株式会社 | セラミック回路基板及び電子デバイス |
WO2015132969A1 (ja) * | 2014-03-07 | 2015-09-11 | 三菱電機株式会社 | 絶縁基板及び半導体装置 |
EP2918191B1 (en) | 2014-03-11 | 2024-01-24 | The Procter & Gamble Company | Head for an oral care implement |
EP3460838B1 (en) * | 2016-05-19 | 2021-02-24 | Mitsubishi Materials Corporation | Substrate for power modules |
ES2778085T3 (es) | 2016-06-03 | 2020-08-07 | Procter & Gamble | Cabezal para un utensilio de cuidado bucal y utensilio de cuidado bucal |
EP3251548B1 (en) | 2016-06-03 | 2024-02-14 | The Procter & Gamble Company | Filament for an oral care implement and oral care implement |
CN109417057B (zh) * | 2016-07-14 | 2022-08-02 | 株式会社东芝 | 陶瓷电路基板及半导体模块 |
US10104759B2 (en) * | 2016-11-29 | 2018-10-16 | Nxp Usa, Inc. | Microelectronic modules with sinter-bonded heat dissipation structures and methods for the fabrication thereof |
WO2018155014A1 (ja) * | 2017-02-23 | 2018-08-30 | 日本碍子株式会社 | 絶縁放熱基板 |
JP6437162B1 (ja) * | 2017-03-23 | 2018-12-12 | 三菱電機株式会社 | 半導体素子接合体、半導体装置、及び半導体素子接合体の製造方法 |
EP3606299B1 (en) | 2017-03-30 | 2022-08-31 | Kabushiki Kaisha Toshiba | Ceramic-copper circuit substrate and semiconductor device using same |
US10251470B1 (en) | 2017-10-10 | 2019-04-09 | The Procter & Gamble Company | Head for an oral care implement and oral care implement |
CN110709969B (zh) * | 2017-06-02 | 2024-06-04 | 三菱电机株式会社 | 半导体元件接合用基板、半导体装置及电力转换装置 |
US20190006254A1 (en) * | 2017-06-30 | 2019-01-03 | Kyocera International, Inc. | Microelectronic package construction enabled through ceramic insulator strengthening and design |
DE102017114893B4 (de) * | 2017-07-04 | 2023-11-23 | Rogers Germany Gmbh | Lötmaterial zum Aktivlöten und Verfahren zum Aktivlöten |
US11219302B2 (en) | 2017-10-10 | 2022-01-11 | The Procter & Gamble Company | Head for an oral care implement and oral care implement |
JP7025948B2 (ja) * | 2018-02-13 | 2022-02-25 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
US10638604B1 (en) | 2019-06-19 | 2020-04-28 | Borgwarner, Inc. | Insulated metal printed circuit board |
EP4124184A4 (en) * | 2020-03-18 | 2024-04-17 | Kabushiki Kaisha Toshiba | LAMINATE, CERAMIC-COPPER CIRCUIT BOARD, METHOD FOR PRODUCING A LAMINATE AND METHOD FOR PRODUCING A CERAMIC-COPPER CIRCUIT BOARD |
DE102020112276A1 (de) * | 2020-05-06 | 2021-11-11 | Danfoss Silicon Power Gmbh | Leistungsmodul |
CN114080088B (zh) * | 2020-08-10 | 2024-05-31 | 鹏鼎控股(深圳)股份有限公司 | 电路板及其制备方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001077253A (ja) * | 1999-09-01 | 2001-03-23 | Aronshiya:Kk | 半導体用ヒートシンク及びその製造方法 |
JP2004172378A (ja) * | 2002-11-20 | 2004-06-17 | Mitsubishi Materials Corp | パワーモジュール用基板の製造方法並びにパワーモジュール用基板及びパワーモジュール |
JP2006278595A (ja) * | 2005-03-29 | 2006-10-12 | Dowa Mining Co Ltd | 放熱板およびその製造法 |
JP2008117833A (ja) * | 2006-11-01 | 2008-05-22 | Mitsubishi Materials Corp | パワーモジュール用基板及びパワーモジュール用基板の製造方法並びにパワーモジュール |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001332651A (ja) * | 2000-05-24 | 2001-11-30 | Kyocera Corp | 電子部品搭載用基板 |
JP3797905B2 (ja) | 2000-10-27 | 2006-07-19 | 株式会社東芝 | 窒化けい素セラミックス基板およびそれを用いた窒化けい素セラミックス回路基板並びにその製造方法 |
US7190016B2 (en) * | 2004-10-08 | 2007-03-13 | Rohm And Haas Electronic Materials Llc | Capacitor structure |
US8273993B2 (en) | 2006-03-08 | 2012-09-25 | Kabushiki Kaisha Toshiba | Electronic component module |
JP2008138066A (ja) * | 2006-12-01 | 2008-06-19 | Lintec Corp | 再剥離粘着シート |
JP4442609B2 (ja) * | 2007-01-18 | 2010-03-31 | 富士電機システムズ株式会社 | 半導体装置およびその製造方法 |
JP4864757B2 (ja) * | 2007-02-14 | 2012-02-01 | 東京エレクトロン株式会社 | 基板載置台及びその表面処理方法 |
JP5133960B2 (ja) * | 2009-10-22 | 2013-01-30 | 電気化学工業株式会社 | 半導体搭載用回路基板及びその製造方法 |
-
2013
- 2013-10-01 JP JP2014539744A patent/JP6359455B2/ja active Active
- 2013-10-01 WO PCT/JP2013/076645 patent/WO2014054609A1/ja active Application Filing
- 2013-10-01 US US14/433,342 patent/US9277639B2/en active Active
- 2013-10-01 CN CN201380051959.1A patent/CN104718615B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001077253A (ja) * | 1999-09-01 | 2001-03-23 | Aronshiya:Kk | 半導体用ヒートシンク及びその製造方法 |
JP2004172378A (ja) * | 2002-11-20 | 2004-06-17 | Mitsubishi Materials Corp | パワーモジュール用基板の製造方法並びにパワーモジュール用基板及びパワーモジュール |
JP2006278595A (ja) * | 2005-03-29 | 2006-10-12 | Dowa Mining Co Ltd | 放熱板およびその製造法 |
JP2008117833A (ja) * | 2006-11-01 | 2008-05-22 | Mitsubishi Materials Corp | パワーモジュール用基板及びパワーモジュール用基板の製造方法並びにパワーモジュール |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2991105A4 (en) * | 2013-04-26 | 2016-12-07 | Kyocera Corp | COMPOSITE LAMINATE AND ELECTRONIC DEVICE |
JPWO2018021472A1 (ja) * | 2016-07-28 | 2019-05-23 | 株式会社東芝 | 接合体、回路基板、および半導体装置 |
JP2022003010A (ja) * | 2016-07-28 | 2022-01-11 | 株式会社東芝 | 接合体の製造方法および回路基板の製造方法 |
JP7013374B2 (ja) | 2016-07-28 | 2022-01-31 | 株式会社東芝 | 接合体、回路基板、および半導体装置 |
JP7155372B2 (ja) | 2016-07-28 | 2022-10-18 | 株式会社東芝 | 接合体の製造方法および回路基板の製造方法 |
JP2020113686A (ja) * | 2019-01-16 | 2020-07-27 | 三菱マテリアル株式会社 | ヒートシンク付き絶縁回路基板の製造方法及びヒートシンク付き絶縁回路基板 |
JP7243201B2 (ja) | 2019-01-16 | 2023-03-22 | 三菱マテリアル株式会社 | ヒートシンク付き絶縁回路基板の製造方法及びヒートシンク付き絶縁回路基板 |
Also Published As
Publication number | Publication date |
---|---|
US9277639B2 (en) | 2016-03-01 |
CN104718615B (zh) | 2018-01-02 |
JP6359455B2 (ja) | 2018-07-18 |
JPWO2014054609A1 (ja) | 2016-08-25 |
CN104718615A (zh) | 2015-06-17 |
US20150257252A1 (en) | 2015-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6359455B2 (ja) | 半導体回路基板およびそれを用いた半導体装置並びに半導体回路基板の製造方法 | |
KR102146589B1 (ko) | 히트싱크가 부착된 파워 모듈용 기판, 히트싱크가 부착된 파워 모듈, 및 히트싱크가 부착된 파워 모듈용 기판의 제조 방법 | |
EP3136431B1 (en) | Substrate for power modules, substrate with heat sink for power modules and power module with heat sink | |
KR102097177B1 (ko) | 파워 모듈용 기판, 히트싱크가 부착된 파워 모듈용 기판 및 파워 모듈 | |
JP6307832B2 (ja) | パワーモジュール用基板、ヒートシンク付パワーモジュール用基板、ヒートシンク付パワーモジュール | |
JP4524716B2 (ja) | ヒートシンク付パワーモジュール用基板及びその製造方法、並びに、ヒートシンク付パワーモジュール、パワーモジュール用基板 | |
WO2017006661A1 (ja) | セラミックス金属回路基板およびそれを用いた半導体装置 | |
JP5991102B2 (ja) | ヒートシンク付パワーモジュール用基板、ヒートシンク付パワーモジュール、及びヒートシンク付パワーモジュール用基板の製造方法 | |
JP5957862B2 (ja) | パワーモジュール用基板 | |
KR20150135285A (ko) | 파워 모듈용 기판, 히트 싱크가 부착된 파워 모듈용 기판 및 파워 모듈 | |
JP2013211546A (ja) | セラミックス−銅接合体およびその製造方法 | |
JP2004022973A (ja) | セラミック回路基板および半導体モジュール | |
JP2009088330A (ja) | 半導体モジュール | |
JP2014167984A (ja) | ヒートシンク付パワーモジュール用基板の製造方法 | |
JP6790945B2 (ja) | 絶縁回路基板の製造方法、及び、ヒートシンク付き絶縁回路基板の製造方法 | |
JP2004055576A (ja) | 回路基板及びそれを用いたパワーモジュール | |
JP2017168635A (ja) | パワーモジュール用基板及びパワーモジュールの製造方法 | |
JP5392901B2 (ja) | 窒化珪素配線基板 | |
JP2000049425A (ja) | セラミックス回路基板とその製造方法、それを用いたパワーモジュール | |
JP4941827B2 (ja) | 半導体モジュール | |
CN113597674A (zh) | 陶瓷铜电路基板及使用了其的半导体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13844285 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2014539744 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14433342 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13844285 Country of ref document: EP Kind code of ref document: A1 |