WO2011078120A1 - Rf信号生成回路及び無線送信機 - Google Patents
Rf信号生成回路及び無線送信機 Download PDFInfo
- Publication number
- WO2011078120A1 WO2011078120A1 PCT/JP2010/072895 JP2010072895W WO2011078120A1 WO 2011078120 A1 WO2011078120 A1 WO 2011078120A1 JP 2010072895 W JP2010072895 W JP 2010072895W WO 2011078120 A1 WO2011078120 A1 WO 2011078120A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- pulse
- phase
- amplitude
- output
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
- H03F3/245—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages with semiconductor devices only
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/331—Sigma delta modulation being used in an amplifying circuit
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
- H04B2001/0408—Circuits with power amplifiers
- H04B2001/045—Circuits with power amplifiers with means for improving efficiency
Definitions
- the present invention relates to a wireless transmitter that wirelessly transmits a digital signal in a communication device such as a mobile phone or a wireless LAN, and more particularly to an RF signal generation circuit that generates an RF pulse signal from the digital signal.
- a wireless transmitter that wirelessly transmits a digital signal in a communication device such as a mobile phone or a wireless LAN
- an RF signal generation circuit that generates an RF pulse signal from the digital signal.
- a transmission unit of a communication device such as a mobile phone or a wireless LAN is required to operate with low power consumption while ensuring the accuracy of a transmission signal regardless of output power.
- the power consumption of the power amplifier at the final stage of the transmission unit of the communication device occupies 50% or more of the entire communication device, high power efficiency is required.
- switching amplifiers have attracted attention as power amplifiers that are expected to have high power efficiency.
- the switching amplifier assumes a pulse waveform signal as an input signal, and amplifies power while maintaining the waveform.
- the pulse waveform signal amplified by the switching amplifier is sufficiently radiated into the air by the antenna after sufficiently suppressing the frequency components other than the desired frequency component by the filter element.
- FIG. 19 is a circuit diagram showing a class D amplifier 1 which is a typical example of a switching amplifier.
- the class D amplifier 1 has a configuration in which two switch elements 3a and 3b are connected in series between a power supply 2 and a ground GND.
- Complementary pulse signals S1 and S2 are input to the two switch elements 3a and 3b as opening / closing control signals, and only one of the switch elements 3a and 3b is controlled to be in the ON state.
- the switch element 3a on the power supply 2 side is ON and the switch element 3b on the ground GND side is OFF, a voltage equal to the power supply voltage is output from the class D amplifier 1.
- the switch element 3a is OFF and the switch element 3b is ON, a voltage equal to the ground potential is output from the class D amplifier 1.
- the switch elements 3a and 3b can be composed of MOS field effect transistors or bipolar transistors.
- FIG. 20 is a block diagram showing a configuration of the wireless transmitter 5 using the class D amplifier 1.
- the wireless transmitter 5 includes an RF signal generation circuit 6, a driver amplifier 7, and a class D amplifier 1.
- the digital baseband 8 generates a multi-bit radio signal of 10 bits or more.
- the input signal of the class D amplifier 1 is a pulse waveform signal. Since the pulse waveform signal can transmit only 1 bit per pulse, the output signal of the digital baseband 8 needs to be converted into 1-bit information in advance.
- sigma delta modulators 9a and 9b are employed in order to maintain good noise characteristics in the vicinity of the desired wave frequency band. With this circuit configuration, the radio transmission signal can be converted into a pulse waveform signal while maintaining good noise characteristics and input to the class D amplifier 1.
- the switch elements 3a and 3b constituting the class D amplifier 1 ideally have zero inter-terminal impedance in the ON state and infinite inter-terminal impedance in the OFF state.
- the output terminal voltage of the switch element 3b instantaneously falls from the power supply voltage to the ground potential. Further, when the switch element 3b is turned on, the load and the ground GND are connected, and a current flows through the switch element 3b.
- the heat loss generated in the switch element 3b is equal to the product of the output terminal voltage and the current flowing through the switch element 3b. Further, when the switch element 3b is in the ON state, the output voltage is the ground potential, that is, zero, so that no heat loss occurs. On the other hand, when the switch element 3b is in the OFF state, no current flows through the switch element 3b, so no heat loss occurs.
- the heat loss of the switch element 3b occurs only in the process of transition from the ON state to the OFF state or from the OFF state to the ON state.
- the heat loss that occurs during the transition from the ON state to the OFF state includes the voltage waveform until the output terminal voltage of the switch element 3b falls to the ground potential, and the waveform of the current that flows through the switch element 3b during the transition process. Is equal to the product (ie, IV overlap).
- the fall time of the output terminal voltage can be regarded as approximately zero, so that the overlapping component of the voltage waveform and the current waveform is also approximately zero, and no heat loss occurs. .
- the switch element 3a in the class D amplifier 1 is composed of a P-type FET
- the switch element 3b is composed of an N-type FET.
- the P-type FET when a voltage sufficiently lower than the threshold is applied to the gate terminal, the drain and the source are short-circuited, while when a voltage sufficiently higher than the threshold is applied to the gate terminal, the drain and the source are opened. It becomes a state.
- the N-type FET is turned off when a voltage sufficiently lower than the threshold is applied to the gate terminal, and is turned on when a voltage sufficiently higher than the threshold is applied to the gate terminal.
- FET elements have a drain-source impedance higher than zero in the ON state due to parasitic parameters such as channel resistance and drain-source capacitance, and a capacitive finite impedance exists between the drain and source even in the OFF state.
- the drain voltage of the N-type FET is the channel resistance and the drain-source capacitance. It falls with dullness according to the RC time constant determined by. When such dullness exists, the IV overlap becomes large, and the heat loss generated in the FET element becomes a finite value.
- the pulse waveform signal input to the class D amplifier 1 is a clock synchronous pulse signal generated by the sigma delta modulators 9a and 9b.
- the phase of the radio signal reproduced from the pulse signal is uncorrelated with the clock signals of the sigma delta modulators 9a and 9b.
- the phase of the drain current of the FET element is equal to the phase of the radio signal, the phase relationship between the drain voltage and the drain current is uncorrelated. This means that the drain current increases at the start point of the fall of the drain voltage. That is, the power consumption of the class D amplifier 1 is increased.
- An object of the present invention is to provide a small and high power efficiency RF signal generation circuit having good noise characteristics and distortion characteristics. It is another object of the present invention to provide a radio transmitter using this RF signal generation circuit.
- the present invention is an RF signal generation circuit applied to wireless transmission of a digital signal, and includes an orthogonal modulator that performs orthogonal modulation on the digital signal, and an amplitude that outputs an amplitude signal by detecting the amplitude of the output signal of the orthogonal modulator.
- a detector a phase detector that detects the phase of the output signal of the quadrature modulator and outputs a phase signal, a pulse phase signal generator that generates a pulse phase signal of a pulse waveform based on the phase signal, and an amplitude signal
- a sigma delta modulator that performs sigma delta modulation in synchronization with the pulse phase signal
- a mixer that generates an RF pulse signal by mixing the output signal of the sigma delta modulator and the pulse phase signal.
- the present invention is an RF signal generation circuit applied to wireless transmission of a digital signal, the amplitude detector for detecting the amplitude of the digital signal and outputting the amplitude signal, and the phase signal by detecting the phase of the digital signal.
- the present invention relates to a wireless transmitter that wirelessly transmits a digital signal, an amplitude detector that detects the amplitude of the digital signal and outputs the amplitude signal, and a phase detector that detects the phase of the digital signal and outputs the phase signal ,
- a pulse phase signal generator that generates a pulse phase signal of a pulse waveform based on the phase signal, a sigma delta modulator that synchronizes the amplitude signal with the pulse phase signal, and an output of the sigma delta modulator Mixer that generates RF pulse signal by mixing signal and pulse phase signal, converts positive polarity level of RF pulse signal to preset reference voltage value, and converts negative polarity level of RF pulse signal to ground potential
- An amplifier is provided.
- the present invention relates to an RF signal generation method applied to wireless transmission of a digital signal, wherein the digital signal is orthogonally transformed, the amplitude of the orthogonally modulated digital signal is detected, the amplitude signal is output, and the orthogonally modulated Detects the phase of the digital signal, outputs the phase signal, generates a pulse phase signal of a pulse waveform based on the phase signal, performs sigma delta modulation in synchronization with the pulse phase signal, and sigma delta modulated amplitude
- An RF pulse signal is generated by mixing the signal and the pulse phase signal.
- the present invention is an RF signal generation method applied to wireless transmission of a digital signal, which detects the amplitude of the digital signal and outputs the amplitude signal, detects the phase of the digital signal and outputs the phase signal, Generates a pulse phase signal with a pulse waveform based on the signal, sigma-delta modulates the amplitude signal in synchronization with the pulse phase signal, and mixes the sigma-delta modulated amplitude signal with the pulse phase signal to generate an RF pulse signal To do.
- the present invention is a signal processing method applied to wireless transmission of a digital signal, which detects an amplitude of a digital signal and outputs an amplitude signal, detects a phase of the digital signal, outputs a phase signal, and outputs a phase signal.
- the pulse phase signal of the pulse waveform is generated based on the signal, the amplitude signal is synchronized with the pulse phase signal, the sigma delta modulation is performed, and the sigma delta modulated amplitude signal and the pulse phase signal are mixed to generate the RF pulse signal.
- the positive polarity level of the RF pulse signal is converted to a preset reference voltage value, and the negative polarity level of the RF pulse signal is converted to a ground potential.
- the present invention relates to a wireless transmitter that wirelessly transmits a digital signal, an amplitude detector that detects the amplitude of the digital signal and outputs the amplitude signal, and a phase detector that detects the phase of the digital signal and outputs the phase signal
- a pulse phase signal generator that generates a pulse phase signal having a pulse waveform based on the phase signal, a multi-value output type sigma delta modulator that synchronizes the amplitude signal with the pulse phase signal, and a sigma
- a mixer that generates an RF pulse signal by mixing the output signal of the delta modulator and the pulse phase signal, and an amplifier that converts the RF pulse signal to a preset reference voltage value according to the output value of the sigma delta modulator It comprises.
- the duplication of the voltage between terminals and the electric current in the switching operation of the switch element of the class D amplifier applied to a radio transmitter can be reduced, and thus heat loss generated in the switch element is reduced. can do.
- good noise characteristics and distortion characteristics can be realized in the class D amplifier, and high power efficiency can be realized.
- FIG. 1 is a circuit diagram illustrating a configuration of an IQ modulator included in an RF signal generation circuit in a wireless transmitter according to Embodiment 1.
- FIG. 3 is a block diagram illustrating a configuration of an amplitude / phase detector included in the RF signal generation circuit in the wireless transmitter according to the first embodiment.
- FIG. 3 is a circuit diagram illustrating a configuration of a sigma delta modulator included in an RF signal generation circuit in the wireless transmitter according to the first embodiment.
- FIG. 1 is a circuit diagram illustrating a configuration of a mixer included in an RF signal generation circuit in a wireless transmitter according to Embodiment 1.
- FIG. FIG. 3 is a circuit diagram illustrating a configuration of a class D amplifier in the wireless transmitter according to the first embodiment. It is a circuit diagram which shows another structure of a class D amplifier. It is a block diagram which shows the structure of the wireless transmitter which concerns on Example 2 of this invention.
- 7 is a block diagram illustrating a configuration of an amplitude detector included in an RF signal generation circuit in a wireless transmitter according to Embodiment 2.
- FIG. 7 is a block diagram illustrating a configuration of a phase detector included in an RF signal generation circuit in a wireless transmitter according to Embodiment 2.
- FIG. 6 is a circuit diagram illustrating a configuration of a sigma delta modulator included in an RF signal generation circuit in a wireless transmitter according to Embodiment 3.
- FIG. 13 is a truth table showing the operation of a decoder connected to the subsequent stage of the RF signal generation circuit shown in FIG.
- FIG. 4 is a block diagram which shows the structure of the wireless transmitter which concerns on Example 4 of this invention.
- 10 is a circuit diagram illustrating a configuration of a sigma delta modulator included in an RF signal generation circuit in a wireless transmitter according to a fourth embodiment.
- 14 is two kinds of truth tables applied to the decoder with a switching function in the wireless transmitter according to the fourth embodiment. It is a circuit diagram which shows the structure of the class D amplifier by a prior art. It is a block diagram which shows the structure of the radio transmitter using the class D amplifier by a prior art.
- FIG. 1 is a block diagram illustrating a configuration of a wireless transmitter 10 according to the first embodiment of the present invention.
- the wireless transmitter 10 includes an RF signal generation circuit 11, a driver amplifier 12, and a class D amplifier 13.
- the RF signal generation circuit 11 includes a digital baseband 20, an IQ modulator 21, an amplitude / phase detector 22, a pulse phase signal generator 23, a sigma delta modulator 24, and a mixer 25.
- the IQ modulator 21 converts the orthogonal radio signal generated in the digital baseband 20 into an RF signal.
- the amplitude / phase detector 22 extracts and extracts the amplitude signal ⁇ and the phase signal ⁇ included in the RF signal.
- the amplitude signal ⁇ is supplied to the sigma delta modulator 24, and the phase signal ⁇ is supplied to the pulse phase signal generator 23.
- the pulse phase signal generator 23 generates a pulse phase signal that is High when the phase signal ⁇ is 0 ° to 180 ° and is Low when the phase signal ⁇ is 180 ° to 360 °.
- the pulse phase signal is supplied to the clock terminal of the sigma delta modulator 24 and the mixer 25.
- the rising edge of the pulse phase signal coincides with the point where the phase signal ⁇ is 0 °, and the falling edge coincides with the point where the phase signal ⁇ is 180 °.
- the sigma delta modulator 24 receives the pulse phase signal as a clock signal, converts the amplitude signal ⁇ into a pulse amplitude signal having a pulse waveform, and supplies the pulse amplitude signal to the mixer 25.
- the pulse rate of the pulse amplitude signal is not constant and changes in synchronization with the pulse phase signal.
- the mixer 25 outputs a low level when the pulse amplitude signal is Low, and outputs a level equal to the pulse phase signal when the pulse amplitude signal is High.
- the class D amplifier 13 is configured by connecting two switch elements 31a and 31b in series between a power supply 30 and a ground GND. The class D amplifier 13 outputs a pulse voltage signal having the same waveform as the pulse waveform input to the switch elements 31a and 31b.
- the output signal of the mixer 25 and its complementary signal are input to the switch elements 31 a and 31 b of the class D amplifier 13 via the driver amplifier 12.
- the filter circuit 14 is connected to the subsequent stage of the class D amplifier 13, has a pass band that matches the frequency band of the RF signal, and selects only the RF signal included in the pulse voltage signal output from the class D amplifier 13. Let it pass.
- a load 15 is connected to the subsequent stage of the filter circuit 14 to regenerate the RF signal.
- FIG. 2 is a timing chart showing internal signals and output signals of the RF signal generation circuit 11 and output signals of the class D amplifier 13. Specifically, the phase signal ⁇ output from the amplitude / phase detector 22, the pulse phase signal output from the pulse phase signal generator 23, the pulse amplitude signal output from the sigma delta modulator 24, The output signal and the output signal of the class D amplifier 13 are shown.
- the state transition points coincide with the state transition points of the pulse phase signal. Since the rising edge and the falling edge of the pulse phase signal coincide with 0 ° and 180 ° of the phase signal ⁇ , respectively, the rising edge and the falling edge of the output pulse signal of the RF signal generation circuit 11 are the phase 0 ° of the RF signal and It corresponds to 180 °.
- the output signal of the class D amplifier 13 is a pulse voltage signal having a pulse waveform equal to that of the input signal.
- the impedance between the input and output terminals of the filter circuit 14 connected to the output terminal of the class D amplifier 13 is sufficiently smaller than the load 15 for the frequency band occupied by the RF signal, and the load for the other frequency bands. A thing sufficiently larger than 15 is used.
- the current input from the class D amplifier 13 to the filter circuit 14 is approximately equal to the value obtained by dividing the RF signal component included in the pulse voltage signal at the output terminal of the class D amplifier 13 by the resistance value of the load 15. That is, the waveform of the current input from the class D amplifier 13 to the filter circuit 14 is equal to the waveform of the RF signal. In other words, the phase of the output current of the class D amplifier 13 and the phase of the RF signal coincide.
- the ON / OFF transition points of the switch elements 31a, 31b constituting the class D amplifier 13 coincide with the state transition point of the output pulse signal of the RF signal generation circuit 11
- the ON / OFF transitions of the switch elements 31a, 31b The phase of the output current of the class D amplifier 13 at the point is 0 ° or 180 °. That is, the output current instantaneously becomes zero at the ON / OFF transition point of the switch elements 31a and 31b.
- the output current at the ON / OFF transition point of the switching elements 31a and 31b of the class D amplifier 13 is made zero, and the IV overlap in the switching elements 31a and 31b is minimized. Can be suppressed. That is, compared with Non-Patent Document 1, it is possible to reduce the power consumption of the class D amplifier 13.
- FIG. 3 is a circuit diagram showing a configuration of the IQ modulator 21 of the RF signal generation circuit 11.
- the IQ modulator 21 includes an IQ local oscillator 40, mixers 41 a and 41 b, and a combiner 42.
- the IQ local oscillator 40 generates two sinusoidal voltage signals having a frequency equal to the carrier frequency of the RF signal and having a phase difference of 90 ° from each other.
- Mixers 41a and 41b each output the product of two input signals.
- the baseband signal I and the sine wave signal (phase 0 °) generated by the IQ local oscillator 40 are input to the mixer 41a.
- the mixer 41b has a baseband signal Q and another sine wave signal generated by the IQ local oscillator 40 (that is, a sine wave signal delayed by 90 ° from the sine wave signal input to the mixer 41a). Entered.
- the mixer 42 outputs the sum of the output signals of the mixers 41a and 41b.
- the two sine wave signals generated by the IQ local oscillator 40 that is, the voltage signals Vlo_i and Vlo_q are expressed by Expression 1 and Expression 2.
- Equation 1 ⁇ c is an angular frequency corresponding to the carrier frequency.
- the baseband signals input to the mixers 41a and 41b are Vbb_i and Vbb_q, respectively, they are expressed by Equation 3 and Equation 4.
- Equation 3 and Equation 4 B represents amplitude information, and ⁇ represents phase information.
- ⁇ b is an angular frequency corresponding to the intermediate frequency.
- the mixers 41a and 41b output the product of Vlo_i and Vbb_i and the product of Vlo_q and Vbb_q, respectively.
- the output voltage signals of the mixers 41a and 41b are Vmix1 and Vmix2, they are expressed by Equation 5 and Equation 6, respectively.
- the synthesizer 42 calculates the sum of the output signals of the mixers 41a and 41b, that is, the sum of Vmix1 and Vmix2.
- the output voltage signal of the synthesizer 42 is Vcomb, it is expressed by Equation 7.
- the output voltage signal Vcomb of the synthesizer 42 is a signal that is increased by ⁇ c from the angular frequency of the baseband signal, and corresponds to an RF signal.
- FIG. 4 is a block diagram illustrating a configuration of the amplitude / phase detector 22 of the wireless transmitter 10 according to the first embodiment.
- the amplitude / phase detector 22 includes an amplitude detector 22a and a phase detector 22b.
- the amplitude detector 22 a includes a diode 51, a resistor 52, and a capacitor (capacitor) 53.
- the diode 51 outputs a current proportional to the square of the input voltage. When an RF signal is input to the diode 51, the time average value of the current value output from the diode 51 increases as the amplitude value increases.
- the resistor 52 and the capacitor 53 connected to the subsequent stage of the diode 51 constitute a filter circuit, and only the DC component included in the output current of the diode 51 is taken out.
- This DC component is equal to the time average value of the output current of the diode 51. Therefore, the DC component increases as the amplitude value of the RF signal increases.
- the amplitude value of the RF signal input to the diode 51 and the DC component of the output current of the diode 51 are in a monotonically increasing relationship and in a one-to-one relationship. For this reason, it is possible to extract amplitude information included in the RF signal from the DC component of the output signal of the diode 51.
- the phase detector 22b includes a comparator 54.
- the output level of the comparator 54 is High when the input signal is a positive value, and is Low when the input signal is a negative value.
- the RF signal has a positive value when the phase is 0 ° to 180 °, and has a negative value when the phase is 180 ° to 360 °. Therefore, when an RF signal is input to the comparator 54, a high level is output when the phase is 0 ° to 180 °, and a low level is output when the phase is 180 ° to 360 °.
- the output waveform of the comparator 54 is ideally a rectangular wave. Actually, since a parasitic resistance / capacitance exists in the output part of the comparator 54, the output waveform of the comparator approaches a sine wave.
- the pulse phase signal generator 23 connected to the subsequent stage of the phase detector 2b reshapes the phase signal approaching a sine wave into a rectangular wave signal.
- the pulse phase signal generator 23 can be configured by a comparator, similar to the phase detector 22b. However, in order to avoid the rectangular wave from returning to a sine wave due to parasitic parameters, by connecting a high gain amplifier to the output of the comparator, the slope of the waveform at the time of phase 0 ° and 180 ° is steep, The output waveform of the comparator is close to a rectangular wave.
- FIG. 5 is a circuit diagram illustrating a configuration of the sigma delta modulator 24 of the wireless transmitter 10 according to the first embodiment.
- the sigma delta modulator 24 operates at a clock frequency higher than the clock frequency of the input signal, converts multi-bit information contained in the input signal into 1-bit information, and outputs it. Further, the quantization noise generated by the sigma delta modulator 24 has the property that it becomes the highest at the Nyquist frequency and becomes smaller as the frequency becomes lower.
- the input signal By operating the sigma delta modulator 24 at a clock frequency sufficiently higher than the clock frequency of the input signal, the input signal can be pushed into a frequency region sufficiently lower than the Nyquist frequency. By operating the sigma-delta modulator 24 at such a high clock frequency, the input signal can be made less susceptible to quantization noise.
- FIG. 6 is a circuit diagram illustrating a configuration of the mixer 25 included in the RF signal generation circuit 11 of the wireless transmitter 10 according to the first embodiment.
- the mixer 25 is a logic element and can be constituted by one AND element 70.
- the AND element 70 has two inputs and one output. The output is High only when both inputs are High, and the output is Low when both inputs are Low.
- the AND element 70 constituting the mixer 25 inputs the output signal of the pulse phase signal generator 23 and the output signal of the sigma delta modulator 24.
- the AND element 70 outputs the output signal of the pulse phase signal generator 23 as it is.
- the output level of the sigma delta modulator 24 is low, the output of the AND element 70 is low.
- FIG. 7 is a circuit diagram illustrating a configuration of the class D amplifier 13 of the wireless transmitter 10 according to the first embodiment, and illustrates a specific configuration of the switch elements 31a and 31b.
- the class D amplifier 13 is configured by connecting two switch elements 31a and 31b in series.
- the switches 31a and 31b include a control terminal 80 and signal terminals 81a and 81b, respectively.
- the signal terminals 81a and 81b are short-circuited and turned on.
- the signal terminals 81a and 81b are not connected and are turned off. .
- the switch elements 31a and 31b can be realized by using the MOS transistor 90 or the bipolar transistor 91.
- the control terminal 80 corresponds to the gate 90a or the base 91a
- the signal terminal 81a corresponds to the source 90b or the emitter 91b
- the signal terminal 81b corresponds to the drain 90c or the collector 91c.
- FIG. 8 is a circuit diagram showing another configuration of the class D amplifier 13.
- the configuration shown in FIG. 8 can be adopted in addition to the configuration shown in FIG.
- the class D amplifier 13 includes two switch elements SW1 and SW2 and two current sources CS1 and CS2.
- the switch elements SW1 and SW2 can be realized using the MOS transistor 90 or the bipolar transistor 91 shown in FIG.
- the filter circuit 14 opens the input and output for the frequency band component occupied by the RF signal, and shorts the input and output for the component outside the frequency band of the RF signal. Therefore, the voltage signal appearing at both ends of the load 15 is only the RF signal component included in the input pulse signal.
- the amplitude signal output from the amplitude / phase detector 22 is modulated by the sigma delta modulator 24 in synchronization with the pulse phase signal output from the pulse phase signal generator 23.
- the overlap of voltage / current between terminals in the switching operation of the switch elements (31a, 31b and SW1, SW2) of the class D amplifier 13 can be reduced, and thus heat loss generated in the switch elements can be reduced. it can.
- good noise characteristics and distortion characteristics can be realized in the class D amplifier 13, and high power efficiency can be realized.
- FIG. 9 is a block diagram illustrating a configuration of the wireless transmitter 100 according to the second embodiment of the present invention. 9, the same components as those shown in FIG. 1 are denoted by the same reference numerals, and the description thereof is omitted.
- the wireless transmitter 100 of the second embodiment replaces the RF signal generation circuit 11 with an RF signal generation circuit 110.
- the RF signal generation circuit 110 has the same function as that of the RF signal generation circuit 11, but the signal generation process is different.
- the configuration and operation of the RF signal generation circuit 110 will be described.
- the RF signal generation circuit 110 includes a digital baseband 20, an amplitude detector 26, a phase detector 27, a pulse phase signal generator 23, a sigma delta modulator 24, and a mixer 25.
- the digital baseband 20, the pulse phase signal generator 23, the sigma delta modulator 24, and the mixer 25 are the same as the components of the RF signal generation circuit 11.
- the radio signal (baseband signal) generated in the digital baseband 20 is input to the amplitude detector 26 and the phase detector 27.
- the amplitude detector 26 calculates the sum of squares of the baseband signal (IQ signal) output from the digital baseband 20 and calculates the amplitude value (ie, amplitude signal) of the RF signal.
- the phase detector 27 uses the IQ signal of the digital baseband 20 and the amplitude signal of the amplitude detector 26 to generate a phase signal of the RF signal.
- the amplitude signal and the phase signal output from the amplitude detector 26 and the phase detector 27 are the same as the amplitude signal ⁇ and the phase signal ⁇ output from the amplitude / phase detector 22.
- the amplitude signal ⁇ and the phase signal ⁇ are converted into an RF pulse signal by the pulse phase signal generator 23, the sigma delta modulator 24, and the mixer 25, and output from the RF signal generation circuit 110, as in the first embodiment. Is done.
- FIG. 10 is a block diagram illustrating a configuration of the amplitude detector 26 included in the RF signal generation circuit 110 of the wireless transmitter 100.
- the amplitude detector 26 includes two squarers 120 a and 120 b, one adder 121, and one square root calculator 122.
- the squarers 120a and 120b calculate squares of input signals (that is, I signal and Q signal).
- the adder 121 calculates the sum of the output signals of the squarers 120a and 120b (that is, the square of the I signal and the square of the Q signal).
- the square root calculator 122 calculates the square root of the addition result of the adder 121.
- the IQ signals have the same amplitude and are in an orthogonal relationship with a phase difference of 90 °.
- the amplitude value of the IQ signal can be obtained by calculating the square root of the square sum. Further, since the amplitude value of the IQ signal is equal to the amplitude value of the RF signal, the amplitude value of the RF signal can be obtained by inputting the IQ signal to the amplitude detector 26.
- FIG. 11 is a block diagram showing a configuration of the phase detector 27 included in the RF signal generation circuit 110 of the wireless transmitter 100.
- the phase detector 27 includes a divider 130 and an IQ modulator 131.
- the IQ modulator 131 is the same as the IQ modulator 21 shown in FIG.
- the divider 130 includes an I input terminal (Iin), a Q input terminal (Qin), an r input terminal (rin), an I output terminal (Iout), and a Q output terminal (Qout).
- the digital baseband signals (ie, IQ signals) shown in Equations 3 and 4 are input to the I input terminal and the Q input terminal of the divider 130, while the amplitude signal (ie, the database signal (IQ) is input to the r input terminal.
- the output signal of the amplitude detector 26 to which the signal) is input is input.
- the output signals Vbb_i ⁇ and Vbb_q ⁇ at the I output terminal and the Q output terminal of the divider 130 are expressed by Equation 9 and Equation 10 as sine / cosine wave signals having an amplitude of 1.
- Vbb_i ⁇ and Vbb_q ⁇ shown in Equations 9 and 10 correspond to those obtained by substituting 1 for B on the right side in Vbb_i and Vbb_q shown in Equations 3 and 4.
- the IQ modulator 131 outputs the output signal Vcomb ⁇ expressed by Equation 11.
- Vcomb ⁇ represented by Expression 11 corresponds to the value obtained by substituting 1 for B on the right side of Vcomb represented by Expression 7.
- the right side of Equation 11 indicates that the amplitude information of the RF signal is deleted and only the phase signal remains. Therefore, the phase detector 27 outputs a phase signal.
- the class D amplifier 13 used in the wireless transmitter 100 according to the second embodiment can employ the configuration shown in FIG. 8 in addition to the configuration shown in FIG.
- the amplitude signal output from the amplitude detector 26 is modulated by the sigma delta modulator 24 in synchronization with the pulse phase signal output from the pulse phase signal generator 23.
- Overlap of the voltage and current between terminals in the switching operation of the switching elements (31a, 31b) of the class amplifier 13 can be reduced, and thus heat loss generated in the switching elements can be reduced.
- good noise characteristics and distortion characteristics can be realized in the class D amplifier 13, and high power efficiency can be realized.
- FIG. 12 is a block diagram illustrating a configuration of the wireless transmitter 200 according to the third embodiment of the present invention. 12, the same components as those in FIG. 1 are denoted by the same reference numerals, and the description thereof is omitted.
- the RF signal generation circuit 11 is replaced with an RF signal generation circuit 111
- the driver amplifier 12 is replaced with a driver amplifier 120
- the class D amplifier 13 is replaced with a class D amplifier 130.
- the decoder 16 is inserted between the RF signal generation circuit 111 and the driver amplifier 120.
- the RF signal generation circuit 111 replaces the sigma delta modulator 24 with a sigma delta modulator 241 in the RF signal generation circuit 11.
- FIG. 13 is a circuit diagram showing a configuration of the sigma delta modulator 241 of the RF signal generation circuit 111. As shown in FIG. The sigma delta modulator 241 is obtained by replacing the 1-bit comparator 63 with a ternary output type comparator 64 in the sigma delta modulator 24 shown in FIG.
- FIG. 14 is a graph showing the input / output relationship of the ternary output type comparator 64 of the sigma delta modulator 241. As shown in FIG. 14, the ternary output type comparator 64 has two determination thresholds ( ⁇ 1/3, 1/3) for the input value, and three output values ( ⁇ 1, 0, 1). )
- the mixer 25 of the RF signal generation circuit 111 mixes the output signal of the sigma delta modulator 241 and the output signal of the pulse phase signal generator 23 and outputs the mixed signal. Since the output signal of the pulse phase signal generator 23 is binary (that is, 0 or 1), the number of output values of the RF signal generation circuit 111 is 3 like the number of output values of the sigma delta modulator 241. (-1, 0, 1).
- the class D amplifier 130 includes three switch elements 31a, 31b, and 33a.
- the switch elements 31a, 31b, and 33a have the same configuration as the switch elements 31a and 31b of the class D amplifier 13 shown in FIG. 1. Each switch element is turned on when High is input to the control terminal, and Low is input. When it is turned off.
- a power supply 30 having a voltage value VDD is connected to the switch element 31a, a ground GND is connected to the switch element 31b, and a power supply 32 having a voltage value VDD / 2 is connected to the switch element 33a.
- the switch elements 31a, 31b, and 33a are connected to each other to constitute an output terminal of the class D amplifier 130.
- the output terminal of the class D amplifier 130 is connected to the switch element to which High is input, and the voltage of the voltage source is output. That is, the output voltage value of the class D amplifier 130 is one of three values of Vdd, Vdd / 2, and 0.
- Control signals for the switch elements 31a, 31b, and 33a constituting the class D amplifier 130 are generated by the decoder 16.
- the decoder 16 generates control signals A, B, and C from the three values output from the RF signal generation circuit 111 according to the truth table shown in FIG. 15 and switches the switch elements 31a, 33a, and 31b via the driver amplifier 120. To grant. That is, if the output value of the RF signal generation circuit 111 is 1, High is input to the switch element 31a connected to Vdd, and if the output value is 0, High is input to the switch element 33a connected to Vdd / 2. If the output value is ⁇ 1, High is input to the switch element 31b connected to the ground GND.
- the quantization noise (that is, the input signal and the output) is larger than the 1-bit comparator 63.
- the difference from the signal) is statistically smaller. Therefore, the quantization noise generated in the third embodiment is smaller than the quantization noise generated in the first embodiment.
- the signal-to-noise power ratio (SNR) of the radio signal generated in the third embodiment is increased. Better than.
- the number of output values of the RF signal generation circuit 111 and the number of output voltage values of the class D amplifier 130 are both “3”. However, these numbers may be expanded to a number N equal to or greater than “3”. It is also possible to reduce the number to “3” or less. In this case, the amount of quantization noise generated is reduced, and thus the SNR of the radio signal generated in the third embodiment is further improved.
- the sigma delta modulator 241 included in the RF signal generation circuit 111 according to the third embodiment is changed to an N-value output type.
- the sigma delta modulator 241 can be changed to the N-value output type by replacing the ternary output type comparator 64 with an N-value output type comparator having N-1 threshold values and N output values.
- the decoder 16 sets the voltage value V (m) among the switch elements constituting the class D amplifier 130. A control signal that inputs High only to the connected switch element is generated.
- the output value of the RF signal generation circuit 111 is a (m)
- the power value V (m) is output from the class D amplifier 130.
- the output value of the RF signal generation circuit 111 and the voltage value of the class D amplifier 130 are set so that the ratio of the interval between adjacent output values to the full scale is equal as shown in Equation 12. That's fine.
- FIG. 16 is a block diagram illustrating a configuration of a wireless transmitter 300 according to the fourth embodiment of the present invention.
- the wireless transmitter 300 of the fourth embodiment replaces the RF signal generation circuit 111 with the RF signal generation circuit 112 and replaces the decoder 16 with the decoder 17 with switching function.
- the wireless transmitter 300 is provided with a controller 18 that changes the internal parameters of the decoder 17 with a switching function.
- the RF signal generation circuit 112 replaces the sigma delta modulator 241 with a sigma delta modulator 242.
- FIG. 17 is a circuit diagram illustrating a configuration of a sigma delta modulator 242 included in the wireless transmitter 300 according to the fourth embodiment.
- the sigma delta modulator 242 has a configuration in which the ternary output type comparator 64 in the sigma delta modulator 241 shown in FIG.
- the comparator 65 with a switching function has a function of switching to either the 1-bit comparator 63 shown in FIG. 5 or the ternary output type comparator 64 shown in FIG. 13 by an external control signal. Specifically, when the control signal X is input, the comparator 65 with a switching function is changed to a ternary output type comparator 64, and when the control signal Y is input, the comparator 65 with a switching function is 1 bit. The comparator 63 is changed.
- the decoder 17 with a switching function has two kinds of truth tables A and B shown in FIGS. 18A and 18B.
- the control signal is X
- the truth table A is used to control the table.
- truth table B is used.
- the truth table A is the same as the truth table (see FIG. 15) included in the decoder 16 of the wireless transmitter 200 of the third embodiment.
- the controller 18 generates two kinds of signals X and Y as control signals to the comparator 65 with switching function and the decoder 17 with switching function of the sigma delta modulator 242.
- the switching function comparator 65 is changed to a ternary output type, so that the RF signal generation circuit 112 of the fourth embodiment is the same as the RF signal generation circuit 111 of the third embodiment. It becomes composition.
- the decoder with switching function 17 uses the truth table A shown in FIG. 18A and functions in the same manner as the decoder 16. That is, when the control signal of the controller 18 is X, the wireless transmitter 300 of the fourth embodiment has the same configuration as the wireless transmitter 200 of the third embodiment.
- the controller 18 when the controller 18 outputs the control signal Y, the comparator 65 with a switching function is changed to a 1-bit type. Further, the decoder with switching function 17 uses a truth table B shown in FIG. In the case of the control signal X, the number of output values of the RF signal generation circuit 112 and the voltage value of the class D amplifier 130 is “3”, whereas in the case of the control signal Y, the number of output values and voltage values is “2”. That is, the control signal X has a lower quantization noise than the control signal Y, and the SNR of the output signal of the class D amplifier 130 is higher.
- the number of output values of the comparator 65 with the switching function of the sigma delta modulator 242 is “3”, and in the case of the control signal Y, the number of output values is “2”.
- the smaller the output value of the comparator 65 with switching function the smaller the processing load. That is, regarding the operation speed limit value of the sigma delta modulator 242, the limit value SY of the control signal Y is higher than the limit value SX of the control signal X.
- the clock signal input to the sigma delta modulator 242 is the pulse phase signal of the pulse phase signal generator 23, and its speed is close to the carrier frequency. That is, the controller 18 generates the control signal X when the speed of the pulse phase signal is equal to or less than SX, while the controller 18 controls the controller 18 when the speed of the pulse phase signal exceeds SX. A signal Y is generated. As a result, the SNR of the radio signal can always be set to an optimum value.
- the controller 18 outputs the control signal X or the control signal Y depending on whether the speed of the pulse phase signal is SX or less or exceeds SX. It becomes possible to cope with this.
- the present invention is a wireless transmitter employed in a communication device such as a mobile phone or a wireless LAN, and is particularly applied to a configuration in which a class D amplifier is driven by an output signal of an RF signal generation circuit. .
- a communication device such as a mobile phone or a wireless LAN
- the present invention has high versatility with respect to various communication devices.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Transmitters (AREA)
- Amplifiers (AREA)
Abstract
Description
本願は、日本国に出願された特願2009-289772号(出願日:2009年12月21日)及び特願2010-196787号(出願日:2010年9月2日)に基づき優先権を主張し、その内容をここに援用する。
また、このRF信号生成回路を用いた無線送信機を提供することを本発明の他の目的とする。
混合器41a、41bに入力されるベースバンド信号をそれぞれVbb_i、Vbb_qとすると、数式3及び数式4で表される。
混合器41a、41bは、Vlo_iとVbb_iの積、及びVlo_qとVbb_qの積をそれぞれ出力する。混合器41a、41bの出力電圧信号をVmix1、Vmix2とすると、数式5及び数式6で表される。
シグマデルタ変調器24は、入力信号のクロック周波数よりも高いクロック周波数で動作し、入力信号が有する多ビット情報を1ビット情報に変換して出力する。また、シグマデルタ変調器24で発生する量子化雑音は、ナイキスト周波数で最も高くなり、周波数が低くなるほど小さくなる性質がある。
混合器25は論理素子であり、1つのAND素子70で構成できる。AND素子70は2入力1出力であり、両方の入力がHighの場合のみ出力がHighとなり、両方の入力がLowの場合には出力がLowとなる。混合器25を構成するAND素子70は、パルス位相信号生成器23の出力信号とシグマデルタ変調器24の出力信号を入力する。ここで、シグマデルタ変調器24の出力レベルがHighの場合、AND素子70はパルス位相信号生成器23の出力信号をそのまま出力する。逆に、シグマデルタ変調器24の出力レベルがLowの場合、AND素子70の出力はLowとなる。
図1に示すように、D級増幅器13は2つのスイッチ素子31a、31bを直列接続して構成される。図7に示すように、スイッチ31a、31bは各々制御端子80、信号端子81a、81bを具備する。制御端子80にHighが入力されると、信号端子81a、81bは短絡されてON状態となり、一方、制御端子80にLowが入力されると、信号端子81a、81bは接続されずOFF状態となる。
D級増幅器13の構成としては、図1に示した構成以外に図8に示した構成を採用することができる。図8において、D級増幅器13は2つのスイッチ素子SW1、SW2と2つの電流源CS1、CS2より構成される。尚、スイッチ素子SW1、SW2は図7に示すMOSトランジスタ90又はバイポーラトランジスタ91を用いて実現できる。
図9は、本発明の実施例2に係る無線送信機100の構成を示すブロック図である。図9において、図1に示す構成部分と同一の構成部分には同一の符号を付し、その説明を省略する。実施例1の無線送信機10と比較すると、実施例2の無線送信機100はRF信号生成回路11をRF信号生成回路110に置き換えている。RF信号生成回路110はRF信号生成回路11と同様の機能を有しているが、信号生成過程が異なる。以下、RF信号生成回路110の構成及び動作について説明する。
除算器130の出力信号Vbb_iθ、Vbb_qθをIQモジュレータ131に入力すると、IQモジュレータ131は数式11で示される出力信号Vcombθを出力する。尚、数式11で示すVcombθは数式7で示されるVcombの右辺においてBに1を代入したものに相当する。
尚、実施例2の無線送信機100で用いられるD級増幅器13は、図9に示す構成の他に、図8に示す構成を採用することができる。
図12は、本発明の実施例3に係る無線送信機200の構成を示すブロック図である。図12において、図1と同一の構成要素には同一の符号を付し、その説明を省略する。図1に示す実施例1と比較すると、実施例3ではRF信号生成回路11をRF信号生成回路111に置き換え、ドライバアンプ12をドライバアンプ120に置き換え、D級増幅器13をD級増幅器130に置き換えている。また、RF信号生成回路111とドライバアンプ120との間にデコーダ16を挿入している。RF信号生成回路111は、RF信号生成回路11においてシグマデルタ変調器24をシグマデルタ変調器241に置き換えている。
図16は、本発明の実施例4に係る無線送信機300の構成を示すブロック図である。図16において、図12と同一の構成部分には同一の符号を付してその説明を省略する。実施例3の無線送信機200に比べて、実施例4の無線送信機300ではRF信号生成回路111をRF信号生成回路112に置き換えるとともに、デコーダ16を切替機能付デコーダ17に置き換えている。また、無線送信機300には切替機能付デコーダ17の内部パラメータを変更する制御器18が設けられている。RF信号生成回路111に比べて、RF信号生成回路112ではシグマデルタ変調器241をシグマデルタ変調器242に置き換えている。
11 RF信号生成回路
12、120 ドライバアンプ
13、130 D級増幅器
14 フィルタ回路
15 負荷
16 デコーダ
17 切替機能付デコーダ
18 制御器
20 デジタルベースバンド
21 IQモジュレータ
22 振幅・位相検出器
23 パルス位相信号生成器
24、241、242 シグマデルタ変調器
25 混合器
26 振幅検出器
27 位相検出器
31a、31b、33a スイッチ素子
63 1ビット比較器
64 3値出力型比較器
65 切替機能付比較器
100、200、300 無線送信機
110、111、112 RF信号生成回路
Claims (14)
- デジタル信号の無線送信に適用されるRF信号生成回路であって、
デジタル信号を直交変調する直交変調器と、
前記直交変調器の出力信号の振幅を検出して振幅信号を出力する振幅検出器と、
前記直交変調器の出力信号の位相を検出して位相信号を出力する位相検出器と、
位相信号に基づいてパルス波形のパルス位相信号を生成するパルス位相信号生成器と、
振幅信号をパルス位相信号に同期してシグマデルタ変調するシグマデルタ変調器と、
前記シグマデルタ変調器の出力信号とパルス位相信号とを混合してRFパルス信号を生成する混合器を具備することを特徴とするRF信号生成回路。 - 前記位相検出器は、前記直交変調器の出力信号を2乗する2乗器と、
前記2乗器の出力信号から交流成分を除去して直流成分を検出するフィルタ回路を具備する請求項1記載のRF信号生成回路。 - 前記位相検出器は、前記直交変調器の出力信号と所定の閾値とを比較し、その比較結果を2値に変換する比較器よりなり、
前記混合器は、前記シグマデルタ変調器の出力信号とパルス位相信号との論理積をとるAND素子より構成される請求項1又は2記載のRF信号生成回路。 - デジタル信号の無線送信に適用されるRF信号生成回路であって、
デジタル信号の振幅を検出して振幅信号を出力する振幅検出器と、
デジタル信号の位相を検出して位相信号を出力する位相検出器と、
位相信号に基づいてパルス波形のパルス位相信号を生成するパルス位相信号生成器と、
振幅信号をパルス位相信号に同期してシグマデルタ変調するシグマデルタ変調器と、
前記シグマデルタ変調器の出力信号とパルス位相信号とを混合してRFパルス信号を生成する混合器を具備することを特徴とするRF信号生成回路。 - 前記振幅検出器は、デジタル信号の同相信号の2乗値を算出する第1の2乗器と、
デジタル信号の直交信号の2乗値を算出する第2の2乗器と、
前記第1の2乗器により算出された2乗値と前記第2の2乗器により算出された2乗値との和を計算する加算器と、
前記加算器の加算結果の平方根を計算する2乗根算出器を具備する請求項4記載のRF信号生成回路。 - 前記位相検出器は、デジタル信号の同相信号及び直交信号を前記振幅検出器の振幅信号で除算する除算器と、
前記除算器の出力信号を直交変調する直交変調器を具備し、
前記パルス位相信号生成器は、前記直交変調器の出力信号と所定の閾値とを比較し、その比較結果を2値に変換する比較器よりなる請求項4又は5記載のRF信号生成回路。 - 前記シグマデルタ変調器は多値出力型である請求項1又は4記載のRF信号生成回路。
- デジタル信号を無線送信する無線送信機であって、
デジタル信号の振幅を検出して振幅信号を出力する振幅検出器と、
デジタル信号の位相を検出して位相信号を出力する位相検出器と、
位相信号に基づいてパルス波形のパルス位相信号を生成するパルス位相信号生成器と、
振幅信号をパルス位相信号に同期してシグマデルタ変調するシグマデルタ変調器と、
前記シグマデルタ変調器の出力信号とパルス位相信号とを混合してRFパルス信号を生成する混合器と、
RFパルス信号の正極性レベルを予め設定した基準電圧値に変換し、RFパルス信号の負極性レベルを接地電位に変換する増幅器を具備することを特徴とする無線送信機。 - デジタル信号の無線送信に適用されるRF信号生成方法であって、
デジタル信号を直交変換し、
直交変調されたデジタル信号の振幅を検出して振幅信号を出力し、
直交変調されたデジタル信号の位相を検出して位相信号を出力し、
位相信号に基づいてパルス波形のパルス位相信号を生成し、
振幅信号をパルス位相信号に同期してシグマデルタ変調し、
シグマデルタ変調された振幅信号とパルス位相信号とを混合してRFパルス信号を生成することを特徴とするRF信号生成方法。 - デジタル信号の無線送信に適用されるRF信号生成方法であって、
デジタル信号の振幅を検出して振幅信号を出力し、
デジタル信号の位相を検出して位相信号を出力し、
位相信号に基づいてパルス波形のパルス位相信号を生成し、
振幅信号をパルス位相信号に同期してシグマデルタ変調し、
シグマデルタ変調された振幅信号とパルス位相信号とを混合してRFパルス信号を生成することを特徴とするRF信号生成方法。 - デジタル信号の無線送信に適用される信号処理方法であって、
デジタル信号の振幅を検出して振幅信号を出力し、
デジタル信号の位相を検出して位相信号を出力し、
位相信号に基づいてパルス波形のパルス位相信号を生成し、
振幅信号をパルス位相信号に同期してシグマデルタ変調し、
シグマデルタ変調された振幅信号とパルス位相信号とを混合してRFパルス信号を生成し、
RFパルス信号の正極性レベルを予め設定した基準電圧値に変換し、
RFパルス信号の負極性レベルを接地電位に変換することを特徴とする信号処理方法。 - デジタル信号を無線送信する無線送信機であって、
デジタル信号の振幅を検出して振幅信号を出力する振幅検出器と、
デジタル信号の位相を検出して位相信号を出力する位相検出器と、
位相信号に基づいてパルス波形のパルス位相信号を生成するパルス位相信号生成器と、
振幅信号をパルス位相信号に同期してシグマデルタ変調する多値出力型のシグマデルタ変調器と、
前記シグマデルタ変調器の出力信号とパルス位相信号とを混合してRFパルス信号を生成する混合器と、
RFパルス信号を前記シグマデルタ変調器の出力値に応じて予め設定した基準電圧値に変換する増幅器を具備することを特徴とする無線送信機。 - 前記シグマデルタ変調器の出力値の数を外部制御信号に応じて変更するようにした請求項12記載の無線送信機。
- 外部制御信号を無線信号のキャリア周波数に応じて決定するようにした請求項13記載の無線送信機。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011547538A JP5360232B2 (ja) | 2009-12-21 | 2010-12-20 | Rf信号生成回路及び無線送信機 |
CN201080057929.8A CN102668386B (zh) | 2009-12-21 | 2010-12-20 | Rf信号生成电路以及无线发送机 |
EP10839350.5A EP2518901B1 (en) | 2009-12-21 | 2010-12-20 | Rf signal generation circuit and wireless transmitter |
US13/517,147 US9166539B2 (en) | 2009-12-21 | 2010-12-20 | RF signal generation circuit and wireless transmitter |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009289772 | 2009-12-21 | ||
JP2009-289772 | 2009-12-21 | ||
JP2010196787 | 2010-09-02 | ||
JP2010-196787 | 2010-09-02 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011078120A1 true WO2011078120A1 (ja) | 2011-06-30 |
Family
ID=44195646
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2010/072895 WO2011078120A1 (ja) | 2009-12-21 | 2010-12-20 | Rf信号生成回路及び無線送信機 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9166539B2 (ja) |
EP (1) | EP2518901B1 (ja) |
JP (1) | JP5360232B2 (ja) |
CN (1) | CN102668386B (ja) |
WO (1) | WO2011078120A1 (ja) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012153567A1 (ja) * | 2011-05-10 | 2012-11-15 | 日本電気株式会社 | デジタル変調器 |
WO2013035523A1 (ja) * | 2011-09-09 | 2013-03-14 | 日本電気株式会社 | Rf信号生成回路、及び送信機 |
WO2013175876A1 (ja) * | 2012-05-25 | 2013-11-28 | 日本電気株式会社 | スイッチングアンプおよびそれを用いた送信機 |
WO2014042205A1 (ja) | 2012-09-14 | 2014-03-20 | 日本電気株式会社 | 送信機、信号合成回路、信号合成方法 |
WO2014103132A1 (ja) * | 2012-12-25 | 2014-07-03 | 日本電気株式会社 | 無線通信装置、無線通信システム、及び、無線通信装置の制御方法 |
WO2014192574A1 (ja) | 2013-05-31 | 2014-12-04 | 日本電気株式会社 | 送信回路 |
WO2015059901A1 (ja) * | 2013-10-22 | 2015-04-30 | 日本電気株式会社 | 送受信装置、送信装置及び送受信方法 |
US20150263768A1 (en) * | 2012-09-14 | 2015-09-17 | Nec Corporation | Transmitter |
US9548880B2 (en) | 2013-09-18 | 2017-01-17 | Nec Corporation | Transmitter and its control method |
WO2019026412A1 (ja) * | 2017-08-04 | 2019-02-07 | 日本電気株式会社 | Rf信号生成装置およびrf信号生成方法 |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9160379B2 (en) * | 2012-03-22 | 2015-10-13 | Nec Corporation | Transmitter and transmitting method |
US8902965B2 (en) | 2012-09-27 | 2014-12-02 | Qualcomm Incorporated | Pulse shaping for generating NFC initiator transmit waveform |
US9350578B2 (en) * | 2014-01-02 | 2016-05-24 | Sony Corporation | Sigma-delta modulation apparatus and sigma-delta modulation power amplifier |
JP6569681B2 (ja) | 2014-09-30 | 2019-09-04 | 日本電気株式会社 | デジタル変調装置、無線送信機、及び、デジタル変調方法 |
WO2016088317A1 (ja) * | 2014-12-05 | 2016-06-09 | 日本電気株式会社 | デルタシグマ変調器と変調方法および送信装置と送信方法 |
JP6394816B2 (ja) | 2015-10-01 | 2018-09-26 | 日本電気株式会社 | デジタル送信機 |
US10574199B2 (en) | 2015-11-11 | 2020-02-25 | Nec Corporation | Amplifier and transmitter, and transmission method |
TWI730372B (zh) | 2019-08-07 | 2021-06-11 | 瑞昱半導體股份有限公司 | 無線傳輸電路與控制方法 |
CN110794369A (zh) * | 2019-09-25 | 2020-02-14 | 四川九洲空管科技有限责任公司 | 一种基于舰载平台数字阵雷达的基带信号处理方法 |
CN111610737A (zh) * | 2020-05-21 | 2020-09-01 | 河北时光射频技术有限公司 | 基于数字矢量调制信号幅度和相位的系统及方法 |
JP2022114529A (ja) * | 2021-01-27 | 2022-08-08 | 日本電気株式会社 | デジタル変調器、通信装置、デジタル変調器の制御方法及びプログラム |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004048703A (ja) * | 2002-05-13 | 2004-02-12 | Matsushita Electric Ind Co Ltd | 増幅回路、送信装置、増幅方法、および送信方法 |
JP2005236968A (ja) * | 2004-01-22 | 2005-09-02 | Matsushita Electric Ind Co Ltd | データ変換器、およびデータ変換方法、ならびにそれらを用いた送信回路、通信機器、および電子機器 |
JP2009517912A (ja) * | 2005-11-30 | 2009-04-30 | 株式会社東芝 | 無線回路の電力増幅器と共に使用する信号処理装置 |
JP2009159343A (ja) * | 2007-12-27 | 2009-07-16 | Advanced Telecommunication Research Institute International | 通信装置 |
JP2009289772A (ja) | 2008-05-27 | 2009-12-10 | Rohm Co Ltd | Ledランプ |
JP2010196787A (ja) | 2009-02-25 | 2010-09-09 | Nippon Steel Corp | シール油劣化防止方法及びガスホルダー装置 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6281829B1 (en) * | 1998-08-28 | 2001-08-28 | Globespan, Inc. | Multi-mode analog front-end |
US6917241B2 (en) | 2002-05-13 | 2005-07-12 | Matsushita Electric Industrial Co., Ltd. | Amplifier circuit, transmission device, amplification method, and transmission method |
SE0301277D0 (sv) * | 2003-05-02 | 2003-05-02 | Spirea Ab | Envelope elimination and restoration device |
EP1557995A3 (en) | 2004-01-22 | 2012-10-17 | Panasonic Corporation | Data converter and data conversion method, and transmitter circuit, communications device and electronic device using the same |
TWI288531B (en) * | 2004-02-26 | 2007-10-11 | Mediatek Inc | Phase locked loop for generating an output signal |
US7405685B2 (en) * | 2005-07-11 | 2008-07-29 | Texas Instruments Incorporated | Negative contributive offset compensation in a transmit buffer utilizing inverse clocking |
US8411788B2 (en) * | 2005-11-18 | 2013-04-02 | Qualcomm, Incorporated | Digital transmitters for wireless communication |
EP2005602A1 (en) * | 2006-03-30 | 2008-12-24 | Nxp B.V. | Multi-mode radio transmitters and a method of their operation |
-
2010
- 2010-12-20 EP EP10839350.5A patent/EP2518901B1/en not_active Not-in-force
- 2010-12-20 US US13/517,147 patent/US9166539B2/en not_active Expired - Fee Related
- 2010-12-20 CN CN201080057929.8A patent/CN102668386B/zh not_active Expired - Fee Related
- 2010-12-20 JP JP2011547538A patent/JP5360232B2/ja active Active
- 2010-12-20 WO PCT/JP2010/072895 patent/WO2011078120A1/ja active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004048703A (ja) * | 2002-05-13 | 2004-02-12 | Matsushita Electric Ind Co Ltd | 増幅回路、送信装置、増幅方法、および送信方法 |
JP2005236968A (ja) * | 2004-01-22 | 2005-09-02 | Matsushita Electric Ind Co Ltd | データ変換器、およびデータ変換方法、ならびにそれらを用いた送信回路、通信機器、および電子機器 |
JP2009517912A (ja) * | 2005-11-30 | 2009-04-30 | 株式会社東芝 | 無線回路の電力増幅器と共に使用する信号処理装置 |
JP2009159343A (ja) * | 2007-12-27 | 2009-07-16 | Advanced Telecommunication Research Institute International | 通信装置 |
JP2009289772A (ja) | 2008-05-27 | 2009-12-10 | Rohm Co Ltd | Ledランプ |
JP2010196787A (ja) | 2009-02-25 | 2010-09-09 | Nippon Steel Corp | シール油劣化防止方法及びガスホルダー装置 |
Non-Patent Citations (2)
Title |
---|
A FRAPPE; B. STEFANELLI; A. FLAMENT; A. KAISER; A. CATHELIN: "A Digital ?? RF Signal Generator For Mobile Communication Transmitters In 90nm CMOS", IEEE RFIC SYMP., June 2008 (2008-06-01), pages 13 - 16, XP031284274 |
See also references of EP2518901A4 |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5892162B2 (ja) * | 2011-05-10 | 2016-03-23 | 日本電気株式会社 | デジタル変調器 |
JPWO2012153567A1 (ja) * | 2011-05-10 | 2014-07-31 | 日本電気株式会社 | デジタル変調器 |
WO2012153567A1 (ja) * | 2011-05-10 | 2012-11-15 | 日本電気株式会社 | デジタル変調器 |
US8964860B2 (en) | 2011-05-10 | 2015-02-24 | Nec Corporation | Digital modulator |
US9036691B2 (en) | 2011-09-09 | 2015-05-19 | Nec Corporation | RF signal generating circuit, and transmitter |
WO2013035523A1 (ja) * | 2011-09-09 | 2013-03-14 | 日本電気株式会社 | Rf信号生成回路、及び送信機 |
JPWO2013035523A1 (ja) * | 2011-09-09 | 2015-03-23 | 日本電気株式会社 | Rf信号生成回路、及び送信機 |
WO2013175876A1 (ja) * | 2012-05-25 | 2013-11-28 | 日本電気株式会社 | スイッチングアンプおよびそれを用いた送信機 |
JP2014003582A (ja) * | 2012-05-25 | 2014-01-09 | Nec Corp | スイッチングアンプおよびそれを用いた送信機 |
US9520847B2 (en) | 2012-05-25 | 2016-12-13 | Nec Corporation | Switching amplifier and transmitter using same |
US20150263768A1 (en) * | 2012-09-14 | 2015-09-17 | Nec Corporation | Transmitter |
US9319255B2 (en) | 2012-09-14 | 2016-04-19 | Nec Corporation | Transmitter, signal-synthesizing circuit, and signal-synthesizing method |
WO2014042205A1 (ja) | 2012-09-14 | 2014-03-20 | 日本電気株式会社 | 送信機、信号合成回路、信号合成方法 |
JPWO2014103132A1 (ja) * | 2012-12-25 | 2017-01-12 | 日本電気株式会社 | 無線通信装置、無線通信システム、及び、無線通信装置の制御方法 |
WO2014103132A1 (ja) * | 2012-12-25 | 2014-07-03 | 日本電気株式会社 | 無線通信装置、無線通信システム、及び、無線通信装置の制御方法 |
JP5975114B2 (ja) * | 2012-12-25 | 2016-08-23 | 日本電気株式会社 | 無線通信装置、無線通信システム、及び、無線通信装置の制御方法 |
WO2014192574A1 (ja) | 2013-05-31 | 2014-12-04 | 日本電気株式会社 | 送信回路 |
JPWO2014192574A1 (ja) * | 2013-05-31 | 2017-02-23 | 日本電気株式会社 | 送信回路 |
US9584349B2 (en) | 2013-05-31 | 2017-02-28 | Nec Corporation | Transmission circuit |
US9548880B2 (en) | 2013-09-18 | 2017-01-17 | Nec Corporation | Transmitter and its control method |
WO2015059901A1 (ja) * | 2013-10-22 | 2015-04-30 | 日本電気株式会社 | 送受信装置、送信装置及び送受信方法 |
JPWO2015059901A1 (ja) * | 2013-10-22 | 2017-03-09 | 日本電気株式会社 | 送受信装置、送信装置及び送受信方法 |
US9838068B2 (en) | 2013-10-22 | 2017-12-05 | Nec Corporation | Transmitter/receiver apparatus, transmitter apparatus and transmitting/receiving method |
WO2019026412A1 (ja) * | 2017-08-04 | 2019-02-07 | 日本電気株式会社 | Rf信号生成装置およびrf信号生成方法 |
US10998868B2 (en) | 2017-08-04 | 2021-05-04 | Nec Corporation | RF signal generation device and RF signal generation method |
Also Published As
Publication number | Publication date |
---|---|
CN102668386A (zh) | 2012-09-12 |
JPWO2011078120A1 (ja) | 2013-05-09 |
EP2518901A1 (en) | 2012-10-31 |
JP5360232B2 (ja) | 2013-12-04 |
EP2518901A4 (en) | 2013-05-01 |
EP2518901B1 (en) | 2016-03-30 |
US9166539B2 (en) | 2015-10-20 |
US20120262214A1 (en) | 2012-10-18 |
CN102668386B (zh) | 2015-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5360232B2 (ja) | Rf信号生成回路及び無線送信機 | |
Su et al. | An IC for linearizing RF power amplifiers using envelope elimination and restoration | |
US7421037B2 (en) | Reconfigurable transmitter with direct digital to RF modulator | |
JP5725027B2 (ja) | 送信装置及びその制御方法 | |
US10644656B2 (en) | RF-DAC based phase modulator | |
JP2005277559A (ja) | 送信機 | |
Nagle et al. | A wide-band linear amplitude modulator for polar transmitters based on the concept of interleaving delta modulation | |
Cho et al. | A digitally intensive transmitter/PA using RF-PWM with carrier switching in 130 nm CMOS | |
US9036691B2 (en) | RF signal generating circuit, and transmitter | |
Park et al. | A multiphase PWM RF modulator using a VCO-based opamp in 45nm CMOS | |
JP5032637B2 (ja) | 増幅器及びそれを用いた無線送信機 | |
Stauth et al. | A 2.4 GHz, 20dBm class-D PA with single-bit digital polar modulation in 90nm CMOS | |
US8766838B2 (en) | Method and apparatus for performing modulation of a radio frequency signal | |
Hori et al. | A 1-bit digital transmitter system using a 20-Gbps quadruple-cascode class-D digital power amplifier with 45nm SOI CMOS | |
US20070229171A1 (en) | Wireless transmitter having multiple programmable gain amplifiers (PGAs) with tuned impedance to provide substantially linear response | |
Zimmermann et al. | Design of an RF-DAC in 65nm CMOS for multistandard, multimode transmitters | |
Oh et al. | Hybrid ET supply modulator IC with an adaptive quiescent current controller for its linear amplifier | |
US8145157B2 (en) | High efficiency modulation | |
Stauth et al. | Energy efficient wireless transmitters: Polar and direct-digital modulation architectures | |
Collados et al. | High-power digital envelope modulator for a polar transmitter in 65nm CMOS | |
Nakatani et al. | 0.7–1.8 GHz multiband digital polar transmitter using watt-class current-mode class-D CMOS power amplifier and digital envelope modulation technique for reduced spurious emissions | |
Suman | CMOS Modulator Design for AM Transceiver | |
LaRue | A Fully-Integrated Four-way Outphasing Architecture in Heterogeneously Integrated CMOS/GaN Process Technologies | |
Baudoin et al. | Performance Analysis of Multi-radio Transmitter with Polar or Cartesian Architectures associated with High Efficiency Switched-Mode Power Amplifiers. | |
Li | Class-C PA-VCO cell for FSK and GFSK transmitters in 130nm technology |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080057929.8 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10839350 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13517147 Country of ref document: US Ref document number: 2011547538 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010839350 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 6331/CHENP/2012 Country of ref document: IN |