Classifications

• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03K—PULSE TECHNIQUE
  • H03K7/00—Modulating pulses with a continuously-variable modulating signal
  • H03K7/08—Duration or width modulation ; Duty cycle modulation
• • H—ELECTRICITY
  • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
  • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
  • H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
  • H02H7/10—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers
  • H02H7/12—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers
  • H02H7/1213—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers for DC-DC converters
• • H—ELECTRICITY
  • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
  • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
  • H02M1/00—Details of apparatus for conversion
  • H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
  • H02M1/081—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters wherein the phase of the control voltage is adjustable with reference to the AC source
• • H—ELECTRICITY
  • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
  • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
  • H02M3/00—Conversion of dc power input into dc power output
  • H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
  • H02M3/34—Conversion of dc power input into dc power output with intermediate conversion into ac by dynamic converters
  • H02M3/36—Conversion of dc power input into dc power output with intermediate conversion into ac by dynamic converters using mechanical parts to select progressively or to vary continuously the input potential

Definitions

• the technical field of the present invention relates to a PWM limiter circuit applicable to a power supply circuit or the like (e.g., a switching regulator).
• a PWM limiter circuit applicable to a power supply circuit or the like (e.g., a switching regulator).
• Pulse width modulation (PWM) control used in a power supply circuit raises or lowers input voltage by a change in duty ratio of a PWM signal.
• FIG 5 illustrates a structure example of a PWM control circuit.
• the PWM control circuit includes an error amplifier 50, a reference voltage generation circuit 60, a PWM limiter circuit 70, an oscillator 80 for generating a triangle wave, and a PWM comparator 90.
• the error amplifier 50 amplifies a difference between feedback voltage V ⁇ , and reference voltage and outputs voltage V en .
• the reference voltage generation circuit 60 generates the reference voltage and reference voltage V I f.
• the PWM limiter circuit 70 controls its output voltage ers by comparing the voltage V en output from the error amplifier 50 and the reference voltage V f with each other.
• the oscillator 80 generates a triangle wave V osc that is a signal needed for generation of a PWM signal.
• the PWM comparator 90 outputs a PWM signal from the voltage V exs output from the PWM limiter circuit 70 and the triangle wave V osc generated in the oscillator 80.
• Reference 1 discloses a method for controlling the duty ratio of a PWM signal by input of the highest duty ratio voltage to a comparator when voltage output from an error amplifier is higher than the highest duty ratio voltage as a method of limiter control.
• the duty ratio of the PWM signal is zero immediately after the start of PWM control, so that problems such as generation of noise due to ringing of current flowing through a coil and unstable operation of a constant voltage control circuit occur.
• a PWM limiter circuit has a structure with which a signal output from the PWM limiter circuit can be prevented from being higher than a certain value or lower than a certain value.
• the PWM limiter circuit includes a first terminal to which the highest duty ratio reference voltage is input, a second terminal to which the lowest duty ratio reference voltage is input, a comparator for comparing a voltage input to a third terminal and the highest duty ratio reference voltage with each other, a comparator for comparing the voltage input to the third terminal and the lowest duty ratio reference voltage with each other, a first switch which is turned on when the voltage input to the third terminal is higher than the highest duty ratio reference voltage, a second switch which is turned on when the voltage input to the third terminal is lower than the lowest duty ratio reference voltage, a third switch which is turned on when the voltage input to the third terminal is higher than the lowest duty ratio reference voltage and lower than the highest duty ratio reference voltage, and an output terminal which is electrically connected to the first switch, the second switch, and the third switch.
• FIG 1 is a circuit diagram of a PWM limiter circuit
• FIG 2 is a circuit diagram of a PWM limiter circuit
• FIGS. 3A and 3B are graphs illustrating generation of a PWM signal when voltage V esammlung output from an error amplifier is sometimes lower than the lowest duty ratio reference voltage V Te a_;
• FIGS. 4A and 4B are graphs illustrating generation of a PWM signal when voltage err output from an error amplifier is sometimes higher than the highest duty ratio reference voltage V te fn;
• FIG. 5 is a circuit diagram illustrating a structure example of a PWM control circuit.
• FIG 6 is a circuit diagram illustrating a structure example of DC-DC converter including a PWM control circuit.
• FIG. 1 is a circuit diagram of a PWM limiter circuit in this embodiment.
• the PWM limiter circuit includes a comparator circuit 20, a controller circuit 30, and a switch circuit 40.
• Voltage V en output from an error amplifier is input to an input terminal 10.
• the highest duty ratio reference voltage V ie fn is input to an input terminal 11.
• the lowest duty ratio reference voltage V K fL is input to an input terminal 12.
• a circuit for outputting the highest duty ratio reference voltage V te m and the lowest duty ratio reference voltage V teiL may be an operational amplifier.
• the comparator circuit 20 compares the voltage output from the error amplifier with the highest duty ratio reference voltage V re or the lowest duty ratio reference voltage K re n,.
• the comparator circuit 20 includes comparators 21 and 22.
• the voltage V en output from the error amplifier is input to a noninversion input terminal of the comparator 21.
• the highest duty ratio reference voltage K re fH is input to an inversion input terminal of the comparator 21.
• the lowest duty ratio reference voltage V re fL is input to a noninversion input terminal of the comparator 22.
• the voltage V en output from the error amplifier is input to an inversion input terminal of the comparator 22.
• the controller circuit 30 generates a signal for controlling a signal output from the comparator circuit 20 with the switch circuit 40.
• the controller circuit 30 includes NOT gates 31 and 32 and NOR gates 33 to
• the switch circuit 40 includes switches 41 to 43.
• the switches 41 to 43 are MOS switches including NMOS transistors.
• the transistors included in the switch circuit 40 are thin film transistors including silicon in channel layers. Note that the transistors included in the switch circuit 40 are not limited to single-gate transistors. Multi-gate transistors such as double-gate transistors may be used.
• channel layers of the transistors included in the switch circuit 40 are not limited to silicon. An oxide semiconductor or the like may be used.
• switches 41 to 43 are not limited to having these structures as long as on states and off states of the switches 41 to 43 are switched in response to a signal from the controller circuit 30.
• the duty ratio of a PWM signal is controlled in such a manner that the voltage K err output from the error amplifier and a triangle wave V osc are compared with each other in a PWM comparator and the difference therebetween is amplified.
• the PWM comparator compares the voltage V esammlung output from the error amplifier and the triangle wave K osc with each other. In the case where the signal level of the triangle wave V osc is higher than the voltage V en output from the error amplifier, an H-level (a high-level) signal is output as a PWM signal. In contrast, in the case where the signal level of the triangle wave V osc is lower than the voltage V en output from the error amplifier, an L-level (a low-level) signal is output as the PWM signal.
• the PWM signal does not have a duty ratio.
• the PWM signal does not have a duty ratio.
• the switch 43 is turned on, and the lowest duty ratio reference voltage K re fL is output as the voltage K ers output from the PWM limiter circuit.
• FIGS. 3A and 3B are graphs illustrating generation of a PWM signal when the voltage V esammlung output from the error amplifier is sometimes lower than the lowest duty ratio reference voltage F re fL.
• the vertical axis indicates voltage [V] and the horizontal axis indicates time [s].
• a line 100 indicates the triangle wave V OSC .
• a line 110 indicates the voltage V M output from the error amplifier.
• a line 120 indicates the lowest duty ratio reference voltage F re fL- [0044]
• a line 130 indicates a PWM signal generated from the triangle wave and the voltage output from the error amplifier or the lowest duty ratio reference voltage in FIG 3A.
• the voltage V ERR output from the error amplifier is lower than the lowest duty ratio reference voltage V, EFI _. Therefore, the lowest duty ratio reference voltage K re fL is output as the voltage V TS output from the PWM limiter circuit.
• the switch 41 is turned on, and the highest duty ratio reference voltage K re fH is output as the voltage ers output from the PWM limiter circuit.
• FIGS. 4A and 4B are graphs illustrating generation of a PWM signal when the voltage V CTJ output from the error amplifier is sometimes higher than the highest duty ratio reference voltage V K m- [0049]
• the vertical axis indicates voltage [V] and the horizontal axis indicates time [s].
• the line 100 indicates the triangle wave V OSC .
• the line 110 indicates the voltage V M output from the error amplifier.
• a line 140 indicates the highest duty ratio reference voltage V !£ M- [0050]
• the vertical axis indicates voltage [V] and the horizontal axis indicates time [s].
• the line 130 indicates a PWM signal generated from the triangle wave and the voltage output from the error amplifier or the highest duty ratio reference voltage in FIG 4A.
• the voltage V err output from the error amplifier is higher than the highest duty ratio reference voltage V Te m- Therefore, the highest duty ratio reference voltage V ie m is output as the voltage K ers output from the PWM limiter circuit.
• the switch 42 is turned on, and the voltage V en output from the error amplifier is output as the voltage V eis output from the PWM limiter circuit.
• the voltage V eTS output from the PWM limiter circuit always exists in the amplitude of the triangle wave Vosci so that a PWM signal always has a duty ratio.
• FIG 2 is a circuit diagram of a PWM limiter circuit in this embodiment.
• the PWM limiter circuit differs from the PWM limiter circuit in FIG 1 in the structures of the switch circuit 40 and the controller circuit 30.
• a switch 44 is a MOS switch including a PMOS transistor Ql.
• a PMOS transistor Q2 whose source and drain are short-circuited is provided as a dummy switch for compensating feedthrough electric charge from a gate when the PMOS transistor Ql is turned off.
• the PMOS transistor Ql which is a MOS switch and the PMOS transistor Q2 which is a dummy switch are driven with pulses whose phases are opposite.
• NOT gate 36 is provided in the controller circuit 30.
• a switch 45 is a MOS switch (a transmission gate) including a PMOS transistor Q3 and an NMOS transistor Q4.
• a NOT gate 37 is provided in the controller circuit 30 in order to drive the switch 45.
• a switch 46 is a MOS switch including an NMOS transistor Q5, to which an NMOS transistor Q6 is added as a dummy switch.
• a NOT gate 38 is provided in the controller circuit 30 in order to drive the switch 46.
• the polarities of the transistors used as the MOS switches are not limited to them; however, it is advantageous to connect the switch 44 which is the MOS switch including the PMOS transistor Ql to the input terminal 11 to which the highest duty ratio reference voltage K re fH is input.
• the advantage of the above structure is that gate-source voltage (K gs ) of the PMOS transistor Ql is raised and source-drain resistance (/?ds) is lowered.
• a method for controlling a PWM signal with the PWM limiter circuit in FIG 2 is similar to a method for controlling a PWM signal with the PWM limiter circuit in FIG 1.
• FIG. 6 is a circuit diagram of a DC-DC converter which includes a PWM control circuit having the PWM limiter circuit described in Embodiments 1 and 2.
• a DC-DC converter 200 described in this embodiment includes a power transistor 210, a coil 220, a diode 230, a capacitor 240, a resistor 250, a resistor 260, and a PWM control circuit 270.
• voltage obtained by division of output voltage is monitored with the PWM control circuit 270, and the level of the output voltage is set to a desired level.
• the PWM control circuit 270 controls a PWM signal used for driving the power transistor 210.
• the structure of the PWM control circuit 270 is similar to that of the circuit illustrated in FIG. 5.
• the PWM limiter circuit included in the PWM control circuit 270 controls the upper and lower limits of the duty ratio of a PWM signal.
• the structure of the PWM limiter circuit in this embodiment is similar to those of FIG 1 and FIG 2.
• a method for controlling a PWM signal with the PWM limiter circuit is similar to those of Embodiments 1 and 2; thus, description of such a method is omitted. This application is based on Japanese Patent Application serial No.

Landscapes

• Engineering & Computer Science (AREA)
• Power Engineering (AREA)
• Dc-Dc Converters (AREA)

Priority Applications (1)

Applications Claiming Priority (2)

Publications (1)

Family

ID=43897878

Family Applications (1)

Country Status (5)

Families Citing this family (4)

Citations (2)

Family Cites Families (21)

• 2010
  • 2010-09-30 KR KR1020127006246A patent/KR101728185B1/ko active IP Right Grant
  • 2010-09-30 WO PCT/JP2010/067606 patent/WO2011052357A1/en active Application Filing
  • 2010-10-12 TW TW099134759A patent/TWI492544B/zh not_active IP Right Cessation
  • 2010-10-26 JP JP2010239169A patent/JP5688266B2/ja not_active Expired - Fee Related
  • 2010-10-27 US US12/912,985 patent/US8587270B2/en active Active

Patent Citations (2)

Also Published As

Similar Documents

Legal Events